Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-09-06
2005-09-06
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S014000, C703S021000, C716S030000, C716S030000, C710S305000
Reexamination Certificate
active
06941256
ABSTRACT:
With respect to each application, libraries, corresponding to operation models, for describing operations respectively attained by employing a Neumann CPU (bus structure), a Harvard CPU (bus structure) and a direction separate type CPU (bus structure) are registered. In a performance table of each library, the performance index of the library is expressed as a function of parameters of throughput, a bus width, instruction quantity and memory size. Also, a portion of the operation realized by using software and a portion realized by using hardware are registered. Through operation simulation conducted with each application successively replaced with each of the libraries, the performance of a semiconductor integrated circuit can be evaluated, so as to synthesize an optimal interface.
REFERENCES:
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5907698 (1999-05-01), Kucukcakar et al.
patent: 6493351 (2002-12-01), Shideler
patent: 6516379 (2003-02-01), Deshpande et al.
Mahmud, S.M. “Communication Performance in a Hierarchical Bus System”. Int'l Symposium on Circuits and Systems, 1989. May 11, 1989. vol. 1, pp. 122-125.
Mahmud, S.M. “Performance Analysis of Multilevel Bus Networks for Hierarchical Multiprocessors”. IEEE Transactions on Computers. Jul. 1994. vol. 43, Issue 7, pp. 789-805.
Chang, Y.C. et al. “Design and Performance of a Highly Pipelined Bus for Shared Memory Multiprocessor”. Proceedings of the 20th EUROMICRO Conference. Sep. 8, 1994. pp. 451-456.
Chiung-San, L. et al. “Performance Modelling and Evaluation for the XMP Shared-Bus Multiprocessor Architecture”. Int'l Conf. on Parallel and Distributed Systems. Dec. 21, 1994. pp. 446-453.
Woo-Jong, H. et al. “A Multiprocessor Server with a New Highly Pipelined Bus.” Proceedings of the 10th Int'l Parallel Processing Symposium, (IPPS '96). Apr. 19, 1996, pp. 512-517.
Jiang, H. et al. “PPMB: A Partial-Multiple-Bus Multiprocessor Architecture with Improved Cost-Effectiveness”. IEEE Transactions on Computers. Mar. 1992. vol. 41, Issue 3, pp. 361-366.
Amadori, S. et al. “Design of Complex Systems with a VHDL Based Methodology”. Proc. European Design Automation Conf. 1992. pp. 658-663.
Hopper, A. et al. “Multiple vs. Wide Shared Bus Multiprocessors.” Int'l Conf. on Computer Architecture, 1989. pp. 300-306.
Wunder, B. et al. “A New Concept for Accurate Modeling of VLSI Interconnections and its Application for Timing Simulation”, Proc. Euro. DAC. 1996. pp. 72-77.
Wear, L. “A Comparison of Methods for Simulating Computer Bus Architectures”, Proc. 13thConf. on Winter Simulation. 1981. pp. 353-359.
Langley, F. “Simulating Modular Microcomputers”. Proc. of the 11thAnnual Simulation Symposium. 1978. pp. 319-342.
Hollingsworth, J. “The Integration of Application and System Based Metrics in a Parallel Program Performance Tool”. 1991. ACM 0-89791-390-6/91/0004/0189.
Komatsu, T. et al. “Simulator for the Evaluation of Distributed Network-System Performance”. Proc. of the 1996 Winter Sim. Conf. 1996.
LandOfFree
Bus structure, database and method of designing interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus structure, database and method of designing interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus structure, database and method of designing interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3409257