Computer graphics processing and selective visual display system – Computer graphic processing system – Interface
Reexamination Certificate
2007-11-08
2011-11-01
Washburn, Daniel (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphic processing system
Interface
C345S519000
Reexamination Certificate
active
08049761
ABSTRACT:
One embodiment of the present invention sets forth a protocol for packing and transferring pixel data between integrated circuits. The data transfer protocol may be used between a graphics processing unit and a video output encoder unit. The data transfers may include up to 20 pixels per arbitration cycle. By packing pixel data for transfer over a bus with a relatively small set of output pins, overall package pin count is reduced, while maintaining sufficient bandwidth to carry the pixel data the output pins. By moving the analog circuitry to a separate device, linked to the GPU via the bus, noise from the GPU may be effectively mitigate through physical separation.
REFERENCES:
patent: 6356260 (2002-03-01), Montalbo
patent: 6914637 (2005-07-01), Wolf et al.
patent: 6992987 (2006-01-01), Kobayashi
patent: 7058967 (2006-06-01), Graber et al.
patent: 7068686 (2006-06-01), Kobayashi
patent: 7088398 (2006-08-01), Wolf et al.
patent: 7222355 (2007-05-01), Meddaugh et al.
patent: 7257163 (2007-08-01), Hwang et al.
patent: 7266629 (2007-09-01), Honda
patent: 7283566 (2007-10-01), Siemens et al.
patent: 7295578 (2007-11-01), Lyle et al.
patent: 7337463 (2008-02-01), Rosenberg et al.
patent: 7558326 (2009-07-01), Lyle et al.
patent: 7664895 (2010-02-01), Nonoyama et al.
patent: 7755588 (2010-07-01), Chang
patent: 7821483 (2010-10-01), Su et al.
patent: 2005/0262368 (2005-11-01), Cherukuri et al.
patent: 2006/0214902 (2006-09-01), Tamura
patent: 2007/0009060 (2007-01-01), Lavelle et al.
patent: 2007/0028013 (2007-02-01), Nonoyama et al.
patent: 2007/0273631 (2007-11-01), Su et al.
patent: 2007/0300032 (2007-12-01), Berry et al.
patent: 2008/0263237 (2008-10-01), Yamamoto
patent: 2009/0128475 (2009-05-01), Chang
Cheung Tyvis C.
Ogrinc Michael A.
Riach Duncan A.
NVIDIA Corporation
Patterson & Sheridan LLP
Washburn Daniel
LandOfFree
Bus protocol for transferring pixel data between chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus protocol for transferring pixel data between chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus protocol for transferring pixel data between chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4290501