Bus master having selective burst initiation

Details Bus master having selective burst initiation Bus master having selective burst initiation

1987-09-21

1990-03-20

Shaw, Gareth D.

Boots, shoes, and leggings

36424341, 3642663, G06F 1328

Patent

active

049106562

ABSTRACT:
A data processing system having a bus master, a cache, and a memory which is capable of transferring operands in bursts in response to a burst request signal provided by the bus master. The bus master will provide the burst request signal to the memory in order to fill a line in the cache only if there are no valid entries in that cache line. If a requested operand spans two cache lines, the bus master will defer the burst request signal until the end of the transfer of that operand, so that only the second cache line will be burst filled.

REFERENCES:
patent: 4504902 (1985-03-01), Gallaher et al.
patent: 4513367 (1985-04-01), Chan et al.
patent: 4633437 (1986-12-01), Mothersole et al.
patent: 4656619 (1987-04-01), Hotta et al.
patent: 4688166 (1987-08-01), Schneider
patent: 4719568 (1988-01-01), Carrubba et al.
patent: 4764862 (1988-08-01), Barlow et al.
patent: 4775955 (1988-10-01), Liu
patent: 4794524 (1988-12-01), Carberry et al.
patent: 4802086 (1989-01-01), Gay et al.
patent: 4811209 (1989-03-01), Rubinstein

Affiliated with

Also associated with

Rating

Bus master having selective burst initiation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus master having selective burst initiation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus master having selective burst initiation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-796827