Bus master and bus slave simulation using function manager...

Details Bus master and bus slave simulation using function manager... Bus master and bus slave simulation using function manager...

2007-07-17

2007-07-17

Shah, Kamini (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Event-driven

C709S208000, C709S209000, C709S210000, C709S211000, C710S110000, C710S113000, C710S200000, C703S016000

Reexamination Certificate

active

10107056

ABSTRACT:
The system simulator comprises master simulators1f, 1s, 2fand2sfor simulating a bus master, a slave simulator L for simulating a bus slave, a function manager F for sequentially actuating the master simulator and the slave simulator by using a function call and a thread manager S for actuating the master simulator by using a thread switching. When the master simulator activated by using the function call from the function manager accesses the slave simulator and an access blocking is caused, the master simulator controls the thread manager such that the master simulator is activated by using the thread switching carried out by the thread manager. Thus, it is possible to carry out the simulation at a high speed without getting into a dead lock state caused by the access blocking and without changing the simulator for simulating a conventional bus master.

REFERENCES:
patent: 4506324 (1985-03-01), Healy
patent: 4868741 (1989-09-01), Gula et al.
patent: 5355455 (1994-10-01), Hilgendorf et al.
patent: 5418914 (1995-05-01), Heil et al.
patent: 5434983 (1995-07-01), Yaso et al.
patent: 5448709 (1995-09-01), Chandler et al.
patent: 5463740 (1995-10-01), Taniai et al.
patent: 5469435 (1995-11-01), Krein et al.
patent: 5493672 (1996-02-01), Lau et al.
patent: 5544332 (1996-08-01), Chen
patent: 5717873 (1998-02-01), Rabe et al.
patent: 5832276 (1998-11-01), Feiste et al.
patent: 5930823 (1999-07-01), Ito et al.
patent: 5978838 (1999-11-01), Mohamed et al.
patent: 6279124 (2001-08-01), Brouwer et al.
patent: 6466898 (2002-10-01), Chan
patent: 6490642 (2002-12-01), Thekkath et al.
patent: 6507808 (2003-01-01), LaFauci
patent: 6636964 (2003-10-01), Okamura
patent: 6714958 (2004-03-01), Tudor
patent: 6882966 (2005-04-01), Ryu et al.
patent: 6981081 (2005-12-01), Stevens et al.
patent: 7000047 (2006-02-01), Nguyen et al.
patent: 7054910 (2006-05-01), Nordin et al.
patent: 7069422 (2006-06-01), Modelski et al.
patent: 7076416 (2006-07-01), Chen et al.
patent: 7089340 (2006-08-01), Penkovski et al.
patent: 7103887 (2006-09-01), Shavit et al.
patent: 2002/0019976 (2002-02-01), Patel et al.
patent: 2002/0116449 (2002-08-01), Modelski et al.
patent: 2002/0120798 (2002-08-01), Modelski et al.
patent: 2002/0124085 (2002-09-01), Matsuda et al.
patent: 2002/0129173 (2002-09-01), Weber et al.
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 11-296408 (1999-10-01), None

Affiliated with

Also associated with

Rating

Bus master and bus slave simulation using function manager... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus master and bus slave simulation using function manager..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus master and bus slave simulation using function manager... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3807592