Bus interface

Details Bus interface Bus interface

2006-05-16

2006-05-16

Barlow, John (Department: 2863)

Data processing: measuring, calibrating, or testing

Measurement system

Time duration or rate

Reexamination Certificate

active

07047155

ABSTRACT:
A bus interface connects a device to a bus that connects a plurality of devices to one another. The bus interface described is distinguished in that a timer provided in the bus interface or a timer provided in the chip that contains the bus interface is used to ascertain the timing of operations taking place within the bus interface and/or on the bus. This allows data required for configuring the bus interface to be acquired more simply, more quickly, more accurately and more comprehensively than is the case up to now. In addition, the bus interface is consequently able to match itself to the given circumstances.

REFERENCES:
patent: 4159516 (1979-06-01), Henrion et al.
patent: 5095425 (1992-03-01), Hesse
patent: 5267251 (1993-11-01), Lenoir et al.
patent: 5300837 (1994-04-01), Fischer
patent: 5434861 (1995-07-01), Pritty et al.
patent: 5448180 (1995-09-01), Kienzler et al.
patent: 5448561 (1995-09-01), Kaiser et al.
patent: 5524213 (1996-06-01), Dais et al.
patent: 5666049 (1997-09-01), Yamada et al.
patent: 5892927 (1999-04-01), Boehmer et al.
patent: 2003/0223407 (2003-12-01), Sharma et al.
patent: 34 02 076 (1985-08-01), None
patent: 2 726 675 (1996-05-01), None
Florian Hartwich et al.: “The Configuration of the CAN Bit Timing”,6thInternational CAN Conference, Turin, Italy, Nov. 1-4, 1999, pp. 1-10, XP-002236869.

Affiliated with

Also associated with

Rating

Bus interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3595465