Boots – shoes – and leggings
Patent
1986-10-29
1988-08-09
Eng, David Y.
Boots, shoes, and leggings
G06F 1314, G06F 1338, G06F 1340
Patent
active
047632496
ABSTRACT:
A bus device is provided for use in a data processing system which includes a plurality of bus devices interconnected by a synchronous bus. The bus includes multiplexed data/address/arbitration lines which carry data, address, and arbitration information during respective data, command/address, and arbitration cycles. The bus also includes a BUSY line and a NO ARB line for controlling access to the data/address/arbitration lines. Where constructed as a memory device, the bus device includes memory circuits having a plurality of storage locations, and an interconnecting circuit which monitors the BUSY and NO ARB lines to identify various types of cycles on the bus, and which controls transmission of signals from the memory device over the bus in accordance with information derived by the monitoring means from the BUSY and NO ARB lines.
REFERENCES:
patent: 3810114 (1974-05-01), Yamada et al.
patent: 3983540 (1976-09-01), Keller et al.
patent: 3993981 (1976-11-01), Cassarino
patent: 4059851 (1977-11-01), Nutter
patent: 4085448 (1978-04-01), Kogge
patent: 4096571 (1978-06-01), Vander Mey
patent: 4098572 (1978-06-01), Namimoto
patent: 4229791 (1980-10-01), Levy et al.
patent: 4257095 (1981-03-01), Nadir
patent: 4281380 (1981-07-01), DeMesa, III et al.
patent: 4320452 (1982-03-01), Kempf et al.
patent: 4320457 (1982-03-01), Tanikawa
patent: 4326250 (1982-04-01), McCullough
patent: 4334288 (1982-06-01), Booher
patent: 4373183 (1983-02-01), Means et al.
patent: 4375639 (1983-03-01), Johnson, Jr.
patent: 4381542 (1983-04-01), Binder et al.
patent: 4402040 (1983-08-01), Evett
patent: 4453214 (1984-06-01), Adcock
patent: 4456956 (1984-06-01), El-Gohary et al.
patent: 4467418 (1984-08-01), Quinquis
patent: 4468738 (1984-08-01), Hansen et al.
patent: 4470110 (1984-09-01), Chiarottino et al.
patent: 4471481 (1984-09-01), Shaw et al.
patent: 4476467 (1984-10-01), Terwilliger et al.
patent: 4484273 (1984-11-01), Stiffler et al.
patent: 4488217 (1984-12-01), Binder et al.
patent: 4499538 (1985-02-01), Finger et al.
patent: 4514843 (1985-04-01), Albanese
patent: 4541043 (1985-09-01), Ballegeer et al.
patent: 4560985 (1985-12-01), Strecker et al.
patent: 4602252 (1986-07-01), Nakata et al.
patent: 4620278 (1986-10-01), Ellsworth et al.
patent: 4622630 (1986-11-01), Vora et al.
patent: 4628311 (1986-12-01), Milling
patent: 4638311 (1987-01-01), Gerety
patent: 4644348 (1987-02-01), Gerety
patent: 4652873 (1987-03-01), Dolsen et al.
VME BUS Specification Manual; Mostek Corp., Motorola, Inc. and Signetics/Philips; Chapter 3; Oct., 1981.
"Computer Buses-A Tutorial;" IEEE Publication No. 0272-1732/84/0800-0007, Gustavson, Aug., 1984.
Computer Engineering-A DEC View of Hardware Systems Designs; Chapter 11, John V. Levy, 1978.
Binder Paul
Bomba Frank C.
Jenkins Stephen R.
Schumann Reinhard
Digital Equipment Corporation
Eng David Y.
LandOfFree
Bus device for use in a computer system having a synchronous bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus device for use in a computer system having a synchronous bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus device for use in a computer system having a synchronous bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-922022