Bus deadlock prevention circuit for use with second level cache

Details Bus deadlock prevention circuit for use with second level cache Bus deadlock prevention circuit for use with second level cache

1995-07-03

1997-07-29

Kim, Matthew M.

395469, 395470, 395449, 395726, G06F 1208

Patent

active

056528469

ABSTRACT:
A computer system which corrects errors in a second level cache controller. The cache controller erroneously provides the cycle lock signal for the entire period of a writeback cycle followed by an I/O bus access, thus causing a deadlock if an I/O bus master needs access to the host bus at the same time. A circuit determines when the writeback cycle is occurring and masks the lock signal during the writeback operation, so that the long lock assertion is not present and the arbiters can properly control the access to the buses.

REFERENCES:
patent: 5133074 (1992-07-01), Chou
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5517625 (1996-05-01), Takahashi
patent: 5519839 (1996-05-01), Culley et al.
patent: 5542056 (1996-07-01), Jaffa et al.
patent: 5561779 (1996-10-01), Jackson

Affiliated with

Also associated with

Rating

Bus deadlock prevention circuit for use with second level cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus deadlock prevention circuit for use with second level cache , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus deadlock prevention circuit for use with second level cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-639367