Bus cycle timing control circuit having bus cycle enable/disable

Details Bus cycle timing control circuit having bus cycle enable/disable Bus cycle timing control circuit having bus cycle enable/disable

1993-10-27

1996-08-20

Lee, Thomas C.

Boots, shoes, and leggings

395878, 3642405, 36424292, 3642716, 364DIG1, G06F 900

Patent

active

055487874

ABSTRACT:
A bus cycle timing control circuit that includes a timing control circuit that responds to a data request form a CPU and generates various read/write control signals for the purpose of controlling a bus cycle, a latch for storing a numerical value N, a register for holding a constant number "0", and a counter that starts counting down from the numerical value N held in the latch in response to the completion of one read/write control control signal. The timing control circuit includes a bus cycle start enable/disable circuit for generating a bus cycle start enable/disable signal which inhibits the start of a next bus cycle until the count value of the counter reaches the number "0" and which permits the start of the next bus cycle when the count value of the counter reaches the number "0".

REFERENCES:
patent: 5155812 (1992-10-01), Ehlig et al.
patent: 5201036 (1993-04-01), Yoshimatsu

Affiliated with

Also associated with

Rating

Bus cycle timing control circuit having bus cycle enable/disable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus cycle timing control circuit having bus cycle enable/disable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus cycle timing control circuit having bus cycle enable/disable will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2338255