Boots – shoes – and leggings
Patent
1993-02-11
1995-04-04
Ray, Gopal C.
Boots, shoes, and leggings
395425, 3642283, 364240, 3642401, 3642405, 364243, 364246, 3642464, 364247, 364DIG1, G06F 1200, G06F 1314
Patent
active
054044642
ABSTRACT:
An improved bus architecture system for use in a multi-processor computer system has a shared address bus and a shared data bus, and has at least two separate memory modules. The system reduces the bus latency time by allowing sequential address requests to different memory modules to begin before previous cycles are terminated. Preferably, the physical memory is mapped onto several separate memory modules which will increase the probability that concurrent address requests from different processors on the common bus are for different memory modules. The processor address determines which memory module contains the data for a new request. If the memory module addressed by the new request differs from the memory module addressed by the current request, the bus controller may issue an early address request for the new data. While the early address request for the new request is being processed, the current bus cycle for the data located in the first memory module is completed on the shared data bus. Thus, the bus latency in a tightly-coupled multi-processor system can be significantly reduced using the improved bus architecture.
REFERENCES:
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4371929 (1983-02-01), Brann et al.
patent: 4383297 (1983-05-01), Wheatley et al.
patent: 4594657 (1986-06-01), Byrns
patent: 4669056 (1987-05-01), Waldecker et al.
patent: 4796232 (1989-01-01), House
patent: 4797815 (1989-01-01), Moore
patent: 4916692 (1990-04-01), Clarke et al.
patent: 4969088 (1990-11-01), McAuliffe et al.
patent: 5043883 (1991-08-01), Inouchi et al.
patent: 5140682 (1992-08-01), Okura et al.
patent: 5197140 (1993-03-01), Balmer
patent: 5214769 (1993-05-01), Uchida et al.
patent: 5226134 (1993-07-01), Alderiguia et al.
patent: 5261064 (1993-11-01), Wyland
C-bus II Specification, Corallary, Inc., Revision 1.19a, Apr. 13, 1993.
AST Research Inc.
Ray Gopal C.
LandOfFree
Bus control system and method that selectively generate an early does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus control system and method that selectively generate an early, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus control system and method that selectively generate an early will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2385121