Bus connectivity verification technique

Details Bus connectivity verification technique Bus connectivity verification technique

1995-05-15

1997-02-11

Beausoliel, Jr., Robert W.

39518509, G06F 1100

Patent

active

056029896

ABSTRACT:
A testing method and apparatus for improving an efficiency of a post-production connectivity test of a bus coupling a semiconductor device to a bus connector each integrated on a system board. The method includes applying a special test fixture to the connector in lieu of a device designed to be operated by the particular bus. The test fixtures includes a plurality of memories having inputs and outputs connected to one of the conductors of the bus. By applying known patterns of signals to the memories and reading the outputs of the memories, connectivity of the bus is tested without operating the bus.

REFERENCES:
patent: 4622669 (1986-11-01), Pri-Tal
patent: 4847838 (1989-07-01), Kralik
patent: 4862458 (1989-08-01), Baginski
patent: 4958347 (1990-09-01), White et al.
patent: 4989202 (1991-01-01), Soto et al.
patent: 5204864 (1993-04-01), Won
patent: 5442305 (1995-08-01), Martin et al.
patent: 5452308 (1995-09-01), Kaminski et al.

Affiliated with

Also associated with

Rating

Bus connectivity verification technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus connectivity verification technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus connectivity verification technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-349771