Patent
1997-01-15
1998-06-16
Meky, Moustafa M.
G06F 1342
Patent
active
057685487
ABSTRACT:
A bus with bus commands which optimize the management of buffers within a bus bridge is disclosed. The bus incorporates at least two types of write commands, a Postable Memory Write command and a Memory Write command. The Postable Memory Write command serves as a write command which additionally instructs the bus bridge that the processor will not be informed that the data transfer is complete, and thus, data may be posted in the bus bridge. In contrast, the Memory Write command serves as a write command which additionally instructs the bus bridge that the processor may be informed that the data transfer is complete, and that data should not, accordingly, be posted. These two write commands are used in combination such that a data transfer of a contiguous block of data utilizes Postable Memory Write commands until the final transaction in the transfer, at which time, a Memory Write command is used. The bus further incorporates at least two types of read commands, including a Memory Read Prefetch command and a Memory Read command. The Memory Read Pre-fetch command serves as a read command which additionally instructs the bus bridge to pre-fetch a first amount of data. The Memory Read command serves as a read command which additionally instructs the bridge to pre-fetch a second amount of data, or in an alternative usage, to read the data without pre-fetching.
REFERENCES:
patent: 4148011 (1979-04-01), McLagan et al.
patent: 4347567 (1982-08-01), Detar, Jr. et al.
patent: 4410942 (1983-10-01), Milligan et al.
patent: 4467447 (1984-08-01), Takahashi et al.
patent: 4587609 (1986-05-01), Boudreau et al.
patent: 4716527 (1987-12-01), Graciotti
patent: 4719569 (1988-01-01), Ludemann et al.
patent: 4763249 (1988-08-01), Bomba et al.
patent: 4807178 (1989-02-01), Fujiwara et al.
patent: 5117486 (1992-05-01), Clark et al.
patent: 5167022 (1992-11-01), Bahr et al.
patent: 5185865 (1993-02-01), Pugh
patent: 5224213 (1993-06-01), Dieffenderfer et al.
patent: 5265211 (1993-11-01), Amini et al.
patent: 5269005 (1993-12-01), Heil et al.
patent: 5274784 (1993-12-01), Arimilli et al.
patent: 5333276 (1994-07-01), Solari
patent: 5430860 (1995-07-01), Capps, Jr. et al.
patent: 5434997 (1995-07-01), Landry, et al.
Digital Bus Handbook, Joseph Di Giacomo, 1990 USA.
Rasmussen Norman
Young Bruce
Intel Corporation
Meky Moustafa M.
LandOfFree
Bus bridge for responding to received first write command by sto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus bridge for responding to received first write command by sto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus bridge for responding to received first write command by sto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1737926