Bus arbitration system having a pair of logic networks to contro

Details Bus arbitration system having a pair of logic networks to contro Bus arbitration system having a pair of logic networks to contro

1995-09-28

1998-07-28

Sheikh, Ayaz R.

395306, 395308, 395309, 395287, 395847, H01J 1300

Patent

active

057872651

ABSTRACT:
A computer/disk storage system is provided for enabling data to be transferred between a memory and either one of a pair of buses. The system includes a pair of logic networks. The first logic network is adapted to enable data to be transferred between the memory and a first one of the buses in response to a first bus availability signal. The first logic network also provides a second bus availability signal indicating when the memory is available to transfer data between such memory and the second one of the buses. A second logic network is adapted to enable data to be transferred between the memory and the second one of the buses in response to the second bus availability signal. The second logic network also provides the first bus availability signal indicating when the memory is available to transfer data between such memory and the second one of the buses. A clock pulse generator is provided having a pair of oscillators and a network for producing clock pulses on an output of the pulse generator from one of the pair of oscillators and when such one of the pair of oscillators becomes defective, producing such clock pulses on such output from the other one of the pair of oscillators. The network includes a multiplexer having: a first input fed a first one of the pair of oscillators; a second input fed the other one of the pair of oscillators; and, a control signal input fed by a control signal. The multiplexer feeds signals from either the first oscillator or the second oscillator to an output of the multiplexer selectively in accordance with the control signal.

REFERENCES:
patent: 5398324 (1995-03-01), Matida et al.
patent: 5475859 (1995-12-01), Kamabayashi et al.
patent: 5483642 (1996-01-01), Okazawa et al.
patent: 5509127 (1996-04-01), Datwyler et al.
patent: 5577230 (1996-11-01), Argade et al.
patent: 5584040 (1996-12-01), Curt et al.
patent: 5594926 (1997-01-01), Chang et al.
patent: 5619726 (1997-04-01), Seconi et al.
patent: 5640600 (1997-06-01), Satoh et al.
patent: 5644729 (1997-07-01), Amini et al.
patent: 5659709 (1997-08-01), Quach

Affiliated with

Also associated with

Rating

Bus arbitration system having a pair of logic networks to contro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus arbitration system having a pair of logic networks to contro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus arbitration system having a pair of logic networks to contro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-31483