Pulse or digital communications – Synchronizers – Frequency or phase control using synchronizing signal
Reexamination Certificate
1997-11-24
2001-05-22
Pham, Chi (Department: 2631)
Pulse or digital communications
Synchronizers
Frequency or phase control using synchronizing signal
C375S371000, C348S423100
Reexamination Certificate
active
06236694
ABSTRACT:
This invention relates to a bus interface system/apparatus for coupling audio, video and data processing systems, and in particular to coupling digital signals for digital recording and reproduction.
BACKGROUND OF THE INVENTION
It is known in the audio/video electronics arts to interconnect a variety of consumer electronic processing devices on a bus structure, so that signal available at one device may be utilized by another device connected on the bus. For example audio/video signal available from a television receiver may be applied to a video cassette recorder for storage, or the audio from a television receiver may be applied to a component stereo system for reproduction etc. Examples of this type of audio/video interconnect systems may be found in U.S. Pat. Nos. 4,575,759; 4,581,664; 4,647,973; and 4,581,645.
The signals distributed in these analog bus systems are relatively self contained. That is they include all the timing information necessary for the respective devices connected to the bus to decode the respective signals.
Currently there are a number of compressed audio and video transmission systems, such as the Grand Alliance HDTV system proposed for terrestrial high definition television broadcasting, or the DirecTV™ system which currently broadcasts compressed NTSC signal via satellite. Both systems transmit program material in transport packets, and transport packets for different programs and/or program components may be time division multiplexed in a common frequency band. Respective packets undergo noise detection/correction encoding prior to transmission and after reception, and the transport packets are thereafter reconstituted in a receiver. Recording apparatus (e.g. VCR or video disc) and authoring apparatus (e.g. cameras or camcorders) for compressed signals, on the other hand, may process the compressed signals in the same packet format, however they may not require the same noise processing. As a consequence the conveyance of signal between processing components is most conveniently effected in packet form.
Problems arise in communicating compressed signals between processing components if the packetized format is subjected to timing variations or perturbations. Such timing variations may result when one of the processing components is a recording device. A first problem results from the fact that synchronization indicia is not included in all transport packets of compressed data. A further problem results from the non-uniform generation or delivery rate of transport packets which is not suited to recording directly. In addition, a digital recording system may benefit from a continuous signal presence in order to simplify data clock recovery techniques. Furthermore, to facilitate the reproduction of compressed data suitable for decoding may require a suitable timing reference be included during recording, and a relatively precise timing reference for use during reproduction. A recorded timing indicia may facilitate the elimination of data timing perturbations and discontinuities resulting from record/replay processing and enable the recorded signal timing to be restored to that existing prior to recording.
SUMMARY OF THE INVENTION
A signal processing apparatus for processing a data stream comprising a packetized signal subjected to timing perturbations. The packetized signal comprises a plurality of superpackets and each of the superpackets has a transport packet and a timestamp, the timestamps are indicative of gaps between corresponding parts of superpackets prior to the timing perturbation. The apparatus comprises a means for receiving the superpackets from the packetized signal subject timing perturbation. A storing means is coupled to the receiving means for storing the superpackets. Timestamps from each of the received superpackets are read by a reading means. A counter and the reading means are coupled to a means for generating a control signal. The control signal indicates each successive coincidence between the timestamps from the received superpackets and a count of the counter. The control signal initiates reading of the superpackets from the storing means.
REFERENCES:
patent: 5260978 (1993-11-01), Fleischer et al.
patent: 5331351 (1994-07-01), Haas
patent: 5486864 (1996-01-01), Zdepski
patent: 5568403 (1996-10-01), Deiss et al.
patent: 5640388 (1997-06-01), Woodhead et al.
patent: 5652749 (1997-07-01), Davenport et al.
patent: 5828416 (1998-10-01), Ryan
patent: 5844636 (1998-12-01), Joseph et al.
patent: 3910976 (1990-10-01), None
patent: 0648056 (1995-04-01), None
patent: 0701374 (1996-03-01), None
Beyers, Jr. William Wesley
Blatter Harold
Deiss Michael Scott
Davenport Francis A.
Fried Harvey D.
Pham Chi
Phu Phuong
Thomson Licensing S.A.
LandOfFree
Bus and interface system for consumer digital equipment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus and interface system for consumer digital equipment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus and interface system for consumer digital equipment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2466581