Bus access arbitration using unitary arithmetic resolution logic

Details Bus access arbitration using unitary arithmetic resolution logic Bus access arbitration using unitary arithmetic resolution logic

1983-07-05

1984-08-28

Thomas, James D.

Boots, shoes, and leggings

371 9, 371 10, G06F 946, G06F 304

Patent

active

044687389

ABSTRACT:
A composite address resolution scheme is used in a distributed processing computer communications system. Many parallel processors are connected together via a multi-processor intertie bus, which serves to communicate data from any processor to any other processor. Resolution of control among several competing processors which desire access to the bus is resolved directly on the bus. The processors are online replaceable; and the system fails soft. Each processor contains resolution logic which enables simultaneous parallel resolution by any number of processors. The resolution is performed on the basis of a composite logical address (CLA) which originates within each processor. The CLA can contain non-unique priority information as well as unique logical location information. The bus is awarded to the processor exhibiting the lowest CLA. The resolution is performed starting with the most significant bit or bits and working downward towards the least significant bit or bits. The resolution for each bit or bits is delayed an appropriate period of time to enable resolution information from each processor to travel along the bus to all other processors which might be requesting access. Individual resolutions are performed by resolve elements which analyze the status of each binary bit or group of bits following translation into unitary state representation. The number of resolves can be reduced, thereby increasing the speed of the network, by means of performing resolves on two or more binary bit positions simultaneously, provided one is willing to accept added complexity.

REFERENCES:
patent: 3806887 (1974-04-01), Schulte et al.
patent: 4292669 (1981-09-01), Wollum et al.
patent: 4378588 (1983-03-01), Katzman et al.
patent: 4385350 (1983-05-01), Hansen et al.
patent: 4412281 (1983-10-01), Works
D. Katsuki et al., Pluribus-An Operational Fault-Tolerant Multiprocess, Proceed. of IEEE, vol. 66, No. 10, (Oct. 1978), pp. 1146-1159.

Affiliated with

Also associated with

Rating

Bus access arbitration using unitary arithmetic resolution logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus access arbitration using unitary arithmetic resolution logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus access arbitration using unitary arithmetic resolution logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-880829