Facsimile and static presentation processing – Static presentation processing – Attribute control
Patent
1984-11-05
1986-09-16
Shepperd, John W.
Facsimile and static presentation processing
Static presentation processing
Attribute control
358 25, H04N 944, H04N 964
Patent
active
046125680
ABSTRACT:
A digital video signal processing system is described wherein analog video signal is sampled by a sampling clock phase locked to burst and the digital video samples are processed with a clock phase locked to horizontal sync. The respective sampling phases of the sampling clock are encoded and concatenated with the digital video samples for purposes of synchronously demodulating the color difference signals of composite video. Burst clock to line locked clock sample conversion is accomplished in a FIFO memory.
REFERENCES:
patent: 3996605 (1976-12-01), Coffey
patent: 4007486 (1977-02-01), Inaba et al.
patent: 4015288 (1977-03-01), Ebihara et al.
patent: 4145705 (1979-03-01), Yoshinaka
patent: 4214262 (1980-07-01), Mizukami
patent: 4249198 (1981-02-01), Ito et al.
patent: 4349833 (1982-09-01), Clarke
patent: 4376291 (1983-03-01), Heitmann
patent: 4439786 (1984-03-01), Claydon et al.
patent: 4443765 (1984-04-01), Findeisen
patent: 4445135 (1984-04-01), Heitmann et al.
Stephen Kreinik et al, "Multifunction Digital Video Processor", SMPTE, Digital Video, vol. 3, 1980, pp. 100-105.
den Hollander Willem
Hartmeier Werner N.
Herrmann E. P.
Rasmussen P. J.
RCA Corporation
Shepperd John W.
Whitacre E. M.
LandOfFree
Burst-to-line-locked clock digital video signal sample rate conv does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Burst-to-line-locked clock digital video signal sample rate conv, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst-to-line-locked clock digital video signal sample rate conv will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1998389