Burst/slip correction decoder and method

Communications: electrical – Digital comparator systems

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3401461AL, G06F 1112

Patent

active

040598250

ABSTRACT:
A shortened cyclic block decoder and a method of decoding encoded cyclic blocks of data of the type (n,k) are described. The invention can correct burst errors of either a synchronous or asynchronous variety imbedded within the received block where the total adjusted error burst length is b and the number of bit slippages of either an insertion or deletion variety contained within the error burst is d, such that d<D.ltoreq.B<n-k and E.gtoreq.n+D; where B and D are independent design parameters of the device, E is the exponent of the code's generating polynomial, n is the block length, and k is the number of information bits, n>k.

REFERENCES:
patent: 3550082 (1970-12-01), Tong
patent: 3571794 (1971-03-01), Tong
patent: 3938086 (1976-02-01), Valbonesi
patent: 3961311 (1976-06-01), Pavoni et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Burst/slip correction decoder and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Burst/slip correction decoder and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst/slip correction decoder and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2259833

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.