Facsimile and static presentation processing – Static presentation processing – Attribute control
Patent
1989-06-26
1991-08-06
Chin, Tommy P.
Facsimile and static presentation processing
Static presentation processing
Attribute control
358 19, H04N 9455
Patent
active
050382039
ABSTRACT:
A first circuit generates a first voltage which increases at a predetermined time constant in synchronism with the leading edge of a pulse contained in a sync signal. A second circuit compares the first voltage with a fixed second voltage. When the trailing edge of the pulse contained in the sync signal arrives at the first circuit before the increasing first voltage reaches the fixed second voltage, the first circuit stops generating the first voltage. A third circuit compares the first voltage with a fixed third voltage and a fixed fourth voltage which are higher than the fixed second voltage, and generates a train of burst gate pulses which become high in level after the first voltage exceeds the fixed third voltage, and low in level after the first voltage exceeds the fixed fourth voltage.
REFERENCES:
patent: 3585285 (1971-06-01), Rennick
patent: 3949418 (1976-04-01), Srivastava
patent: 4228456 (1980-10-01), Lovely
patent: 4410907 (1983-10-01), Vinekar
Hagino Hideyuki
Okada Teruo
Chin Tommy P.
Kabushiki Kaisha Toshiba
LandOfFree
Burst gate pulse generating circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Burst gate pulse generating circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst gate pulse generating circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1990947