Burst EDO memory device

Details Burst EDO memory device Burst EDO memory device

1994-12-23

1996-06-11

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

36523008, 3652385, 36518905, G11C 800

Patent

active

055263208

ABSTRACT:
An integrated circuit memory device is designed for high speed data access and for compatibility with existing memory systems. An address strobe signal is used to latch a first address. During a burst access cycle the address is incremented internal to the device with additional address strobe transitions. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating the need to toggle the Read/Write control line at the device cycle frequency. Transitions of the Read/Write control line during a burst access will terminate the burst access, reset the burst length counter and initialize the device for another burst access. The device is compatible with existing Extended Data Out DRAM device pinouts, Fast Page Mode and Extended Data Out Single In-Line Memory Module pinouts, and other memory circuit designs.

REFERENCES:
patent: 4344156 (1982-08-01), Eaton et al.
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4575825 (1986-03-01), Ozaki et al.
patent: 4603403 (1986-07-01), Toda
patent: 4618947 (1986-10-01), Tran et al.
patent: 4649522 (1987-03-01), Kirsch
patent: 4685089 (1987-08-01), Patel et al.
patent: 4707811 (1987-11-01), Takemae et al.
patent: 4788667 (1988-11-01), Nakano
patent: 4875192 (1989-10-01), Matsumoto
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5319759 (1994-06-01), Chan
patent: 5327390 (1994-07-01), Takasugi
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5426606 (1995-06-01), Takai
Samsung Electronics, "Samsung Synchronous DRAM", Mar. 1993, pp. 1-16.
Oki Electric Ind. Co., Ltd, "Burst DRAM Function & Pinout", 2nd presentation, Item #619, Sep., 1994.
Toshiba, "Pipelined Burst DRAM", Dec. 1994, JEDEC JC-42.3 Hawaii.
Toshiba America Electronic Components, Inc., "Application Specific DRAM,, 1994", pp. C-178, C-260, C218.
Micron Semiconductor, Inc., "Synchronous DRAM2 MEG.times.8 SDRAM", pp. 2-43 through 2-83.
Toshiba America Electronic Components, Inc., "4M DRAM 1991", pp. A-137-A-159.
Micron Semiconductor, Inc., "1994 DRAM Data Book", entire book.
Mosel-Vitelic V53C8257H DRAM Specification Sheet, 20 pgs.

Affiliated with

Also associated with

Rating

Burst EDO memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Burst EDO memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst EDO memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-359145