Burst EDO memory device

Details Burst EDO memory device Burst EDO memory device

1996-06-10

1998-09-01

Nguyen, Tan T.

Static information storage and retrieval

Addressing

Sync/clocking

3652385, G11C 800

Patent

active

058020101

ABSTRACT:
An integrated circuit memory device is designed for high speed data access and for compatibility with existing memory systems. An address strobe signal is used to latch a first address. During a burst access cycle the address is incremented internal to the device with additional address strobe transitions. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating the need to toggle the Read/Write control line at the device cycle frequency. Transitions of the Read/Write control line during a burst access will terminate the burst access, reset the burst length counter and initialize the device for another burst access. The device is compatible with existing Extended Data Out DRAM device pinouts, Fast Page Mode and Extended Data Out Single In-Line Memory Module pinouts, and other memory circuit designs.

REFERENCES:
patent: 4344156 (1982-08-01), Eaton et al.
patent: 4484308 (1984-11-01), Lewandowski et al.
patent: 4562555 (1985-12-01), Ouchi et al.
patent: 4567579 (1986-01-01), Patel et al.
patent: 4575825 (1986-03-01), Ozaki et al.
patent: 4603403 (1986-07-01), Toda
patent: 4618947 (1986-10-01), Tran et al.
patent: 4649522 (1987-03-01), Kirsch
patent: 4685089 (1987-08-01), Patel et al.
patent: 4707811 (1987-11-01), Takamae et al.
patent: 4788667 (1988-11-01), Nakano
patent: 4870622 (1989-09-01), Aria et al.
patent: 4875192 (1989-10-01), Matsumoto
patent: 5058066 (1991-10-01), Yu
patent: 5126975 (1992-06-01), Handy et al.
patent: 5267200 (1993-11-01), Tobita
patent: 5268865 (1993-12-01), Takasugi
patent: 5280594 (1994-01-01), Young et al.
patent: 5305284 (1994-04-01), Iwase
patent: 5325330 (1994-06-01), Morgan
patent: 5325502 (1994-06-01), McLaury
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5357469 (1994-10-01), Sommer et al.
patent: 5373227 (1994-12-01), Keeth
patent: 5379261 (1995-01-01), Jones, Jr.
patent: 5392239 (1995-02-01), Margulis et al.
patent: 5410670 (1995-04-01), Hansen et al.
patent: 5452261 (1995-09-01), Chung et al.
patent: 5457659 (1995-10-01), Schaefer
patent: 5513148 (1996-04-01), Zagar
patent: 5526320 (1996-06-01), Zagar et al.
"DRAM 1 Meg.times.4 DRAM 5VEDO Page Mode", 1995 DRAM Data Book,, pp. 1-1 thru 1-30,, (Micron Technology, I).
"Rossini, Pentium, PCI-ISA, Chip Set", Symphony Laboratories,, entire book.
"4DRAM 1991", Toshiba America Electronic Components, Inc., pp. A-137--A-159.
"Application Specific DRAM", Toshiba America Electronic Components, Inc., C178, C-260, C 218, (1994).
"Burst DRAM Function & Pinout", Oki Electric Ind., Co., Ltd., 2nd Presentation, Item #619, (Sep. 1994).
"Model-Vitelic V53C8257H DRAM Specification Sheet, 20 pages, Jul. 2, 1994".
"Pipelined Burst DRAM", Toshiba, JEDEC JC 42.3 Hawaii, (Dec. 1994).
"Samsung Synchronous DRAM", Samsung Electronics, pp. 1-16, (Mar. 1993).
"Synchronous DRAM 2 MEG.times.8 SDRAM", Micron Semiconductor, Inc., pp. 2-43 through 2-8.
Gowni, et al. A 9NS, 32K.times.9, Bicmos TTL Synchronous Cache RAM with Burst Mode Access 1992 IEEE Custom Integrated Circuits Conference, Mar. 5, 1992, pp. 7.8.1, 7.8.2, 7.8.4.
D. Bursky, Fast DRAMs Can be Swapped for SRAM Caches, Electronic Design, 41, No. 15, Jul. 22, 1993; pp. 55-56, 60,62,64-66, 70.
Bargery, Hyper page mode DRAM, Electronic Engineering, 66 (1994) Sep. No. 813; pp. 47-48.

Affiliated with

Also associated with

Rating

Burst EDO memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Burst EDO memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burst EDO memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-277125