Burn-in test device

Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C324S760020, C361S735000

Reexamination Certificate

active

06268718

ABSTRACT:

BACKGROUND OF THE INVENTION
FIELD OF THE INVENTION
The invention lies in the semiconductor technology field. More specifically, the present invention relates to a burn-in test device for semiconductor memories, having a test board (“test field”), in which there are provided a multiplicity of test receptacles for receiving at least one semiconductor module each. It is thereby possible for burn-in pulses to be applied to each semiconductor module and for each semiconductor module to be switched off via a separate terminal.
Burn-in tests are carried out in order to sort out and reject poor semiconductor modules before the latter are incorporated into circuits. Burn-in pulses or signals are thereby applied to the inputs of the semiconductor modules under harder operating conditions than occur during normal operation of the semiconductor module. In other words, the burn-in tests are carried out under higher temperatures than the normal temperatures for the semiconductor modules and with higher operating voltages than the normal operating voltages.
Burn-in tests are preferably performed on semiconductor memories. There exist, as is known, memories with different layout organizations, such as, for example, 64M DRAMs with the organizations 4M×16, 8M×8 and 16M×4. The terms “×16,” “×8” and “×4” denote the number of input/output terminals, “DQ
0
, DQ
1
, DQ
2
, . . . ” of the respective DRAM. “4M, ”“8M” and “16M” specify the respective storage capacity. A “4M×16” DRAM thus has 16 input terminals to be tested.
The procedure heretofore, then, has been such that different test boards are used depending on the number of input terminals. In other words, a different test board is used to test a memory having the “4M×16” organization than the one used to test a semiconductor memory having the “8M×8” organization. As an alternative, it is also possible to use a test board which is suitable for semiconductor memories having the highest organization. In that case, however, the utilization of the connection capacity is reduced in the case of semiconductor memories having a lower organization.
A test board has 256 receptacles, for example, which are arranged like a matrix in 16 rows and 16 columns. One module is inserted into each receptacle. In this case, the same modules with “×16” or “×8” or “×4”, that is to say semiconductor memories with 16 or 8 or 4 input terminals respectively, are tested in the entire test board in each case.
In this context, input/output terminals are to be understood to mean the terminals via which the cell array is accessed. These terminals (data pins) are designated as “DQ”, as has already been indicated above. Other signals are also applied to a semiconductor memory, such as, for example, supply voltage VDD, ground voltage VSS, signals CDQM, {overscore (WE)}, {overscore (RAS)}, {overscore (CS)}, {overscore (CAS)}, addresses A1, A2, . . . , addresses WA, control signals LDQM, UDQM, DQM, CLK, CKE etc., the individual semiconductor memories—to enable them to be fitted into the same housing—also having not connected (“NC”) pins leading outwards.
FIG. 4
illustrates the layout and operation of a prior art burn-in test device for universal application. Four semiconductor memories are shown here, each of which has 54 pins to which the above-mentioned signals or addresses, etc. are applied. Depending on the organization “16M×4”, “8M×8” and “4M×16”, respectively 4 or 8 or 16 input/output terminals DQ
0
, DQ
1
, DQ
2
, . . . are present. In this case, a semiconductor module having a lower organization has input/output terminals at the locations or pins at which an input/output terminal of a semiconductor memory having a higher organization is also present. For example, pin
5
is an input/output terminal for all organizations, whereas pin
2
is an input/output terminal only for the “×8” and “×16” organizations. Pin
13
is an input/output terminal only for the “×16” organization.
In the case of these prior art burn-in devices, then, the procedure is such that each input line is contact-connected independently of the organization of the memory to be tested at each receptacle at the same pin, as is shown for pin “
5
” in FIG.
4
. In other words, in the entire board, all for example 256 receptacles are in this case contact-connected at the pin 5 via the same input line. If a semiconductor memory with the “×8” or “×4” organization is inserted into a test board which is designed for the “×16” organization, this leads to doubling or quadrupling of the test time for the former organizations. This is because if a semiconductor memory with the “×4” organization is inserted into a receptacle of a test board having the “×16” organization, test signals that are not utilized are likewise present at the “NC” terminals. Since the memory having a “×4” organization is four times larger than the memory having an “×16” organization, the test time is quadrupled.
This disadvantageous quadrupling of the test time has been circumvented heretofore only by keeping a separate test board in store for each organization, that is to say separate test boards for “×16”, “×8” and “×4” organizations.
SUMMARY OF THE INVENTION
It is accordingly an object of the invention to provide a burn-in test device into whose test board or into whose receptacle semiconductor modules having different organizations can be inserted, which overcomes the above-mentioned disadvantages of the heretofore-known devices and methods of this general type and which avoids multiplication of the test time during the testing of semiconductor modules having a lower organization.
With the foregoing and other objects in view there is provided, in accordance with the invention, a burn-in test device for semiconductor components of different organizations i.e., higher organization and lower organization) and having input/output pins. The novel test device comprises:
a test board provided with a multiplicity of test receptacles for receiving at least one semiconductor module each, enabling burn-in pulses to be applied to each semiconductor module and each semiconductor module to be switched off via a separate terminal;
the test board being alternately wired for the semiconductor modules of mutually different organizations to be inserted into the test receptacles, whereby each semiconductor module having a higher organization has a pin of an input/output line to be tested at a location of a pin of an input/output line to be tested of a semiconductor module having a lower organization and a semiconductor module having the higher organization is provided at least one input/output line more than a semiconductor module having the lower organization; and
wherein the burn-in pulses are applied to the respective semiconductor module in dependence on the organization of the respective semiconductor module, such that all of the input/output lines receive the burn-in pulses.
In other words, the above-noted prior art burn-in test device is altered by wiring the semiconductor modules that can be inserted into the test receptacles alternately in the test board with the result that semiconductor modules having a different but intrinsically respectively identical organization (i.e., only “×16” or only “×4”) can be inserted into the test board. Given this organization, each semiconductor module having a lower organization has a pin of an input/output line to be tested at the location of a pin of an input/output line to be tested of a semiconductor module having a higher organization and a semiconductor module having a higher organization has at least one input/output line to be tested more than a semiconductor module having a low organization. Furthermore, the burn-in pulses can be applied to the semiconductor module in dependence on the organization. As a result, the burn-in pulses are applied to the total number of input/output lines.
In accordance with a concomitant feature of the i

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Burn-in test device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Burn-in test device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Burn-in test device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2435975

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.