Buried junction MOS memory capacitor target for electron beam ad

Static information storage and retrieval – Radiant energy – Electron beam

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365149, 365237, G11C 1126, G11C 1300

Patent

active

040793583

ABSTRACT:
A buried junction MOS memory capacitor target device for electron beam addressable READ/WRITE memories is described along with a method of using the same. The memory capacitor target structure comprises a planar semiconductor substrate of various degrees of complexity having a highly conducting coating providing a low resistance ohmic contact to the substrate backside and an N-type planar semiconductor overlayer forming with the substrate topside a bipolar detector junction. An insulating layer overlies the N-type layer and a conducting coating overlies the insulating layer. The device is employed with an electron beam of sufficient energy to penetrate the latter two layers and to produce carrier-pairs in the N-type overlayer. Electrical access to the device is provided by one contact to the substrate backside and one contact to the conducting coating overlying the insulator. Means are provided within the semiconducting portion of the device for limiting the electrostatic potential difference developed across the bipolar detector junction as a result of changes in the potentials applied to the electrical contacts. This may be achieved by fabricating the semiconducting portion of the device to provide for the occurrance of avalanche conduction within the detector junction whenever the reverse polarity potential difference across the junction exceeds a desired value. Alternatively the reach through effect commonly observed in thin base bipolar transistors when the collector-base potential difference exceeds a critical value can be employed to limit the reverse potential developed across the bipolar detector junction. This may be achieved by employing a planar semiconducting substrate comprised by a thin P-type layer overlying an N-type layer. In operation the design affords a means for applying the desired potential differences across the insulator for the various steps of memory operation and also affords a means for developing a desired reverse polarity potential difference across the buried bipolar detector junction for the duration of the read process.

REFERENCES:
patent: 3761895 (1973-09-01), Ellis et al.
patent: 3763476 (1973-10-01), Wilson et al.
patent: 3786441 (1974-01-01), Engler et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Buried junction MOS memory capacitor target for electron beam ad does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buried junction MOS memory capacitor target for electron beam ad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buried junction MOS memory capacitor target for electron beam ad will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2232777

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.