Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2006-12-26
2006-12-26
Parker, Kenneth (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
C257S065000, C257S018000, C257S019000, C257S077000, C257S202000, C257S250000, C257S401000, C257SE29193, C257SE21371
Reexamination Certificate
active
07154118
ABSTRACT:
A method of a bulk tri-gate transistor having stained enhanced mobility and its method of fabrication. The present invention is a nonplanar transistor having a strained enhanced mobility and its method of fabrication. The transistor has a semiconductor body formed on a semiconductor substrate wherein the semiconductor body has a top surface on laterally opposite sidewalls. A semiconductor capping layer is formed on the top surface and on the sidewalls of the semiconductor body. A gate dielectric layer is formed on the semiconductor capping layer on the top surface of a semiconductor body and is formed on the capping layer on the sidewalls of the semiconductor body. A gate electrode having a pair of laterally opposite sidewalls is formed on and around the gate dielectric layer. A pair of source/drain regions are formed in the semiconductor body on opposite sides of the gate electrode.
REFERENCES:
patent: 5124777 (1992-06-01), Lee
patent: 5346839 (1994-09-01), Sundaresan
patent: 5545586 (1996-08-01), Koh
patent: 5563077 (1996-10-01), Ha
patent: 5578513 (1996-11-01), Maegawa
patent: 5658806 (1997-08-01), Lin et al.
patent: 5701016 (1997-12-01), Burroughs et al.
patent: 5716879 (1998-02-01), Choi et al.
patent: 6376317 (2002-04-01), Forbes et al.
patent: 6413802 (2002-07-01), Hu et al.
patent: 6457890 (2002-11-01), Yu
patent: 6475869 (2002-11-01), Yu
patent: 6483156 (2002-11-01), Adkisson et al.
patent: 6525403 (2003-02-01), Inaba et al.
patent: 6562665 (2003-05-01), Yu
patent: 6611029 (2003-08-01), Ahmed et al.
patent: 6645797 (2003-11-01), Buynoski et al.
patent: 6680240 (2004-01-01), Maszara
patent: 6709982 (2004-03-01), Buynoski et al.
patent: 6716684 (2004-04-01), Krivokapic et al.
patent: 6730964 (2004-05-01), Horiuchi
patent: 6756657 (2004-06-01), Zhang et al.
patent: 6884154 (2005-04-01), Mizushima et al.
patent: 2002/0011612 (2002-01-01), Hieda
patent: 2002/0036290 (2002-03-01), Inaba et al.
patent: 2002/0081794 (2002-06-01), Ito
patent: 2002/0167007 (2002-11-01), Yamazaki et al.
patent: 2003/0057486 (2003-03-01), Gambino et al.
patent: 2003/0085194 (2003-05-01), Hopkins, Jr.
patent: 2003/0227036 (2003-12-01), Sugiyama et al.
patent: 2004/0031979 (2004-02-01), Lochtefeld et al.
patent: 2004/0195624 (2004-10-01), Liu et al.
patent: 2004/0227187 (2004-11-01), Cheng et al.
patent: 2004/0256647 (2004-12-01), Lee et al.
patent: 2004/0262683 (2004-12-01), Bohr et al.
patent: 2005/0034515 (2005-02-01), Yeo et al.
patent: 2005/0035415 (2005-02-01), Yeo et al.
patent: 2005/0118790 (2005-06-01), Lee et al.
patent: 2005/0224797 (2005-10-01), Ko et al.
patent: 0 623 963 (1994-11-01), None
patent: 1 202 335 (2002-05-01), None
patent: 2002298051 (2003-10-01), None
patent: WO 02/43151 (2002-05-01), None
T. Park et al., “Fabrication of Body-Tied FinFETs (Omega MOSFETS) Using Bulk Si Wafers”, 2003 Symposia on VLSI Technology Digest of Technical Papers, Jun. 2003, pp. 135-136.
V. Subramanian et al., “A Bulk-Si-Compatible Ultathin-body SOI Technology for Sub-100m MOSFETS” Proceeding of the 57th Annual Device Research Conference, pp. 28-29 (1999).
Hisamoto et al., “A Folded-channel MOSFET for Deepsub-tenth Micron Era”, 1998 IEEE International Electron Device Meeting Technical Digest, pp. 1032-1034 (1998).
Huang et al., “Sub 50-nm FinFET: PMOS”, 1999 IEEE International Electron Device Meeting Technical Digest, pp. 67-70 (1999).
Auth et al., “Vertical, Fully-Depleted, Surroundings Gate MOSFETS On sub-0.1um Thick Silicon Pillars”, 1996 54th Annual Device Research Conference Digest, pp. 108-109 (1996).
Hisamoto et al., “A Fully Depleted Lean-Channel Transistor (DELTA)-A Novel Vertical Ultrathin SOI MOSFET”, IEEE Electron Device Letters, V. 11(1), pp. 36-38 (1990).
Jong-Tae Park et al., “Pi-Gate SOI MOSFET”IEEE Electron Device Letters, vol. 22, No. 8, Aug. 2001, pp. 405-406.
Hisamoto, Digh et al. “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm”, IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.
International Search Report PCT/US 03/26242, Aug. 2003.
International Search Report PCT/US 03/39727, Dec. 2003.
International Search Report PCT/US 03/40320, Dec. 2003.
Burenkov, A. et al., “Corner Effect in Double and Triple Gate FINFETs”, European Solid-State Device Research, 2003 33rdConference on Esserdc '03 Sep. 2003, Piscataway, NJ, USA, IEEE, pp. 135-138, XP01067616.
Chang, S.T. et al, “3-D Simulation of Strained Si/SiGe Heterojunction FinFETS”, Semiconductor Device Research Symposium, 2003 International, Dec. 2003, Piscataway, NJ, USA, IEEE, pp. 176-177, XP010687197.
International Search Report PCT/US2005/010505, Mar. 2005.
Cea Stephen M.
Lindert Nick
Nguyen Joseph
Parker Kenneth
LandOfFree
Bulk non-planar transistor having strained enhanced mobility... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bulk non-planar transistor having strained enhanced mobility..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bulk non-planar transistor having strained enhanced mobility... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3657928