Built-in self test method for application specific integrated ci

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 226, G06F 1100

Patent

active

049493418

ABSTRACT:
A design and method of exhaustively verifying the boolean functionality of both combinational and sequential cells for Application Specific Integrted Circuit gate array and standard cell libraries is provided. A single integrated circuit includes a plurality of cells or macros from the library. A Gray code generator provides a plurality of Gray code signals to the cells in response to a binary counter. The binary and Gray code signals stimulate each state of each cell. A multiplexed output indicates the functionality of each state.

REFERENCES:
patent: Re31828 (1985-02-01), Raymond
patent: 3919504 (1975-11-01), Crosley
patent: 3919637 (1975-11-01), Earp
patent: 4216539 (1980-08-01), Raymond
patent: 4339819 (1982-07-01), Jacobson
patent: 4358847 (1982-11-01), Susskind
patent: 4471483 (1984-09-01), Chamberlain
patent: 4500993 (1985-02-01), Jacobson

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Built-in self test method for application specific integrated ci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Built-in self test method for application specific integrated ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Built-in self test method for application specific integrated ci will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-468483

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.