Built-in dynamic stress for integrated circuits

Details Built-in dynamic stress for integrated circuits Built-in dynamic stress for integrated circuits

1997-05-14

1999-11-09

Regan, Maura K.

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

371 225, 324760, G01R 2726

Patent

active

059821892

ABSTRACT:
A built-in stress circuit for an integrated circuit that has a frequency generator, at least one self-test circuit, a temperature regulator and a controller is disclosed. The frequency generator receives a reference clock and an adjusted temperature frequency from the temperature regulator and outputs the test frequencies needed for the self-test circuits. The self-test circuits, which are coupled to the frequency generator, receive the test frequencies and dissipate power as the self-test circuits are being used. The temperature regulator, which is coupled to the self-test circuits and the frequency generator, senses the power dissipated (i.e., the temperature), adjusts a temperature frequency corresponding to the temperature desired, and outputs the adjusted temperature frequency. The controller, which is coupled to the frequency generator, the self-test circuits, and the temperature regulator, provides the control data necessary for testing both electrical and thermal stress conditions.

REFERENCES:
patent: 5173906 (1992-12-01), Dreibel-bis et al.
patent: 5233161 (1993-08-01), Farwell et al.
patent: 5309090 (1994-05-01), Lipp
patent: 5341096 (1994-08-01), Yamamura
patent: 5406212 (1995-04-01), Hashinaga et al.
patent: 5471429 (1995-11-01), Lee et al.
patent: 5473259 (1995-12-01), Takeda
patent: 5498971 (1996-03-01), Turnbull et al.
patent: 5582235 (1996-12-01), Hamilton
patent: 5723998 (1998-03-01), Saito
patent: 5798667 (1998-08-01), Herbert
Self-Heating Test Chip For Reliability Life Test; vol. 25; No. 7B; Dec. 1982 C.C. Yu .
Generic Burn-In For Locst Chips;vol. 32; No. 4A; Sep. 1989.
Technique For A "Dynamic" Burn-In Test; vol. 32; No. 8B; Jan. 1990.
Self-Stress Pattern Generator; vol. 27; No. 7A; Dec. 1984; B. Coene.

Affiliated with

Also associated with

Rating

Built-in dynamic stress for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Built-in dynamic stress for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Built-in dynamic stress for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1461510