Building-block architecture of a multi-node circuit-and packet-s

Details Building-block architecture of a multi-node circuit-and packet-s Building-block architecture of a multi-node circuit-and packet-s

1989-09-21

1990-10-09

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 60, 370 941, H04Q 1104

Patent

active

049624970

ABSTRACT:
A modular, substantially infinitely-growable, multi-node switching system operates under distributed control to serve integrated circuit-switched and packet-switched traffic at the data rates appropriate for each type of traffic. The system comprises a plurality of interconnected identical switching units that form at least one communication switching node. A communication switching node is a modular building block of the system; a switching unit is a modular building block of a switching node, and hence also of the system. A plurality of communication endpoint nodes--illustratively PBXs--is connected to the one or more switching nodes for communicating with each other through the switching nodes. A plurality of communication links each connect a different one of the system's switching units to either (a) one of the communication endpoint nodes or (b) a unit of another switching node. All of the links have the same communication format. Each switching node includes a plurality of different ones of the identical switching units, and a communication medium that interconnects all of the units of the switching node to allow each unit of a node to broadcast all communications received from a connected link to all of the units of the node.

REFERENCES:
patent: 3860761 (1975-01-01), O'Neill, Jr.
patent: 4389720 (1983-06-01), Baxter et al.
patent: 4488004 (1984-12-01), Bogart et al.
patent: 4488288 (1984-12-01), Turner
patent: 4530092 (1985-07-01), Hafer
patent: 4535448 (1985-08-01), Baxter et al.
patent: 4538263 (1985-08-01), Gabrielli et al.
patent: 4543653 (1985-09-01), Belforte et al.
patent: 4550398 (1985-10-01), Belforte et al.
patent: 4556972 (1985-12-01), Chan et al.
patent: 4568930 (1986-02-01), Livingston et al.
patent: 4608685 (1986-08-01), Jain et al.
patent: 4631534 (1986-12-01), Franklin et al.
patent: 4663758 (1987-05-01), Lambarelli et al.
patent: 4698802 (1987-10-01), Goke et al.
patent: 4707825 (1987-11-01), Amstutz et al.
patent: 4731785 (1988-03-01), Ferenc et al.
patent: 4736393 (1988-04-01), Grimes et al.
patent: 4773067 (1988-09-01), Duxbury et al.
patent: 4809270 (1989-02-01), Baxter et al.
"ITT 1240 Digital Exchange,"Electrical Communication, vol. 56. No. 2/3 (1-1-82), pp. 114-134, 148-160, 207-217.
A. Feiner, "Architecture, Design, and Development of the System 75 Office Communications System", IEEE Journal on Selected Areas in Communications, vol. SAC-3, No. 4 (7-85), pp. 522-530.

Affiliated with

Also associated with

Rating

Building-block architecture of a multi-node circuit-and packet-s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Building-block architecture of a multi-node circuit-and packet-s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Building-block architecture of a multi-node circuit-and packet-s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-977249