Patent
1991-12-20
1994-02-15
Shaw, Dale M.
G06F 1502
Patent
active
052874621
ABSTRACT:
An array controller including a novel data path structure for effecting data transfers between a host computer system bus and four array busses associated with a RAID level 3 disk array without the utilization of a buffer between the host system and the array. The data path structure includes a host register associated with each array bus, each host register being connected to the host bus for receiving data therefrom; a first array register associated with each array bus, each first array register being connected to a corresponding host register for receiving data therefrom and connected to its associated array bus for providing data thereto; and a second array register associated with each array bus, each second array register being connected to it associated array bus for receiving data therefrom and connected to the host bus for providing data thereto. A state machine coordinates the operation of the host and array registers to effect RAID level 3 read and write transfers between the host system and four array channels. The state machine includes logic for generating, in response to a write request from the host system, strobe signals for effecting the transfer of data from the host bus into the host registers, for effectuating the transfer of data from the host registers into corresponding first array registers, and for bringing about the transfer of data from the first array registers onto their corresponding array busses. In response to a read request, logic within the state machine generates strobe signals which are provided to the second array registers for effecting the transfer of data from the array busses into corresponding second array registers and the transfer of data from the second array registers onto the host bus.
REFERENCES:
patent: 4716525 (1987-12-01), Gilanyi et al.
patent: 4722085 (1988-01-01), Flora et al.
patent: 4864532 (1989-09-01), Reeve et al.
patent: 4914656 (1990-04-01), Dunphy, Jr. et al.
patent: 5077736 (1991-12-01), Dunphy et al.
patent: 5088081 (1992-02-01), Farr
patent: 5128810 (1992-07-01), Halford
patent: 5146588 (1992-09-01), Crater et al.
patent: 5148432 (1992-09-01), Gordon et al.
patent: 5191584 (1993-03-01), Anderson
patent: 5206943 (1993-04-01), Callison et al.
"A Case For Redundant Arrays of Inexpensive Disks (Raid)" by David A. Patterson, et al., Computer Science Division (EECS) University of California, Report No. UCB/CSD 87/391, Dec. 1987.
Jibbe Mahmoud K.
McCombs Craig C.
Meky Moustafa
NCR Corporation
Shaw Dale M.
Stover James M.
LandOfFree
Bufferless SCSI to SCSI data transfer scheme for disk array appl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bufferless SCSI to SCSI data transfer scheme for disk array appl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bufferless SCSI to SCSI data transfer scheme for disk array appl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1214542