Buffered peripheral system with priority queue and preparation f

Details Buffered peripheral system with priority queue and preparation f Buffered peripheral system with priority queue and preparation f

1981-03-06

1983-12-27

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 300

Patent

active

044234805

ABSTRACT:
A peripheral system has one or more buffered control units connected to a plurality of peripheral devices. Operation times of the devices are marked by the buffer and controls which overlap device operations, queue device operations in a priority set of queues, and prioritize peripheral system operations. Plural specialized interconnections between each control unit and the devices include a preparatory connection for transfer of preparatory commands to devices, a tag or control connection for device selection, deselection and control and a data-command connection for signal transfers between a selecting control unit and a selected peripheral device.

REFERENCES:
patent: 3377619 (1968-04-01), Marsh et al.
patent: 3654617 (1972-04-01), Irwin
patent: 3905025 (1975-09-01), Davis
patent: 3999163 (1976-12-01), Levy et al.
patent: 4079454 (1978-03-01), Sorenson
patent: 4200928 (1980-04-01), Allan
IBM Technical Disclosure Bulletin, vol. 15, No. 5, Oct. 1972, pp. 1523-1525.

Affiliated with

Also associated with

Rating

Buffered peripheral system with priority queue and preparation f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffered peripheral system with priority queue and preparation f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffered peripheral system with priority queue and preparation f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-950925