Buffer for memory modules with trace delay compensation

Details Buffer for memory modules with trace delay compensation Buffer for memory modules with trace delay compensation

1997-06-11

1999-02-02

Mai, Son

Static information storage and retrieval

Addressing

Sync/clocking

365194, 365 52, G11C 800, G11C 502

Patent

active

058674489

ABSTRACT:
A circuit comprising a generation circuit for providing a clock signal. A number of compensation circuits may receive the clock signal and may present essentially simultaneously a compensated clock signal at their outputs. The compensated clock signals are generally presented to a plurality of synchronous external devices.

REFERENCES:
patent: 5077693 (1991-12-01), Hardee
patent: 5495435 (1996-02-01), Sugahara
patent: 5513135 (1996-04-01), Dell et al.
patent: 5577236 (1996-11-01), Johnson
Everything You Need To Know About CY7B991/CY7B992 (RoboClock) But Were Afraid To Ask; Jun. 24, 1996. pp. 6-1 to 6-39; Cypress Semiconductor Summer 1996 CD-ROM.

Affiliated with

Also associated with

Rating

Buffer for memory modules with trace delay compensation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer for memory modules with trace delay compensation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer for memory modules with trace delay compensation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1123810