Buffer for identification of pin contentions in circuit design a

Details Buffer for identification of pin contentions in circuit design a Buffer for identification of pin contentions in circuit design a

1996-09-19

1999-06-01

Teska, Kevin J.

Boots, shoes, and leggings

364578, G06F 1750

Patent

active

059093757

ABSTRACT:
A system and method for making and using integrated circuits using a modeling system. The system utilizes a pin test buffer. The pin test buffer inputs external inputs to a pin, and outputs to the same pin from the device. If contention is noted between the system inputs to the pin, and outputs from the device to the pin, contention error notices are provided to the user.

REFERENCES:
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4697241 (1987-09-01), Lavi
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5329630 (1994-07-01), Baldwin
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5633813 (1997-05-01), Srinivasan
"Development Tools," Altera Databook, Mar. 1995, Chapter 13, pp. 509-565.

Affiliated with

Also associated with

Rating

Buffer for identification of pin contentions in circuit design a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer for identification of pin contentions in circuit design a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer for identification of pin contentions in circuit design a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-959316