Buffer descriptor prefetch in network and I/O design

Details Buffer descriptor prefetch in network and I/O design Buffer descriptor prefetch in network and I/O design

1994-07-01

1997-02-25

Auve, Glenn A.

395250, G06F 15173, H04L 1200

Patent

active

056066651

ABSTRACT:
The invention improves the efficiency of buffer descriptor processing by performing descriptor prefetches, where multiple descriptors are read within the same descriptor bus transaction. The invention reads multiple buffer descriptors each time the bus is accessed. This allows for a smaller FIFO in a cut-through network adapter because it reduces the number of bus transactions needed to transfer data.

REFERENCES:
patent: 5293487 (1994-03-01), Russo et al.
patent: 5299313 (1994-03-01), Petersen et al.
patent: 5390299 (1995-02-01), Rege et al.
patent: 5483640 (1996-01-01), Isfeld et al.
patent: 5488724 (1996-01-01), Firoozmand

Affiliated with

Also associated with

Rating

Buffer descriptor prefetch in network and I/O design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer descriptor prefetch in network and I/O design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer descriptor prefetch in network and I/O design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1980255