Buffer control method and apparatus

Details Buffer control method and apparatus Buffer control method and apparatus

1988-07-05

1990-07-17

Fleming, Michael R.

Excavating

371 401, G06F 1100

Patent

active

049425781

ABSTRACT:
A multiprocessor stores in a directory a validity bit for a line of a cache, history of updating and information relating to equality of data between processors. A portion of an error in the information bits in an IC chip is recovered by a circuit for detecting an unauthorized combination of information bits, a circuit for guaranteeing correctness of one of bits and a correction circuit.

REFERENCES:
patent: 4394731 (1983-07-01), Flusche et al.
patent: 4400770 (1983-08-01), Chan et al.
patent: 4748594 (1988-05-01), Iida
patent: 4761782 (1988-08-01), Lin
patent: 4791642 (1988-12-01), Taylor

Affiliated with

Also associated with

Rating

Buffer control method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer control method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer control method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-99373