Buffer control circuit for data processor

Details Buffer control circuit for data processor Buffer control circuit for data processor

1992-02-21

1992-09-29

Eng, David Y.

Boots, shoes, and leggings

364938, 3642613, 364239, 364939, G06F 930

Patent

active

051519801

ABSTRACT:
A buffer control circuit for a data processor which includes an operand buffer for storing operand data, and an instruction buffer for storing prefetched instruction data. The buffer control circuit includes a writing section and an outputting section. When an instruction decode signal is a branch instruction, the writing section reads out instruction data at a branch destination from a main memory and writes the instruction data in the operand buffer. When satisfaction of a condition of the branch instruction is signaled, the outputting section reads out the instruction data at the branch destination written in the operand buffer by the writing section and outputs the instruction data to an operating unit.

REFERENCES:
patent: 4742451 (1988-05-01), Bruckert et al.
patent: 4881194 (1989-11-01), Sprague et al.
patent: 4933841 (1990-06-01), Mori
patent: 4992932 (1991-02-01), Ohshima

Affiliated with

Also associated with

Rating

Buffer control circuit for data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer control circuit for data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer control circuit for data processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1974897