Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1987-01-05
1988-06-28
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307448, 307451, 307555, 307568, 307577, 307264, 307270, H03K 1716, H03K 17693
Patent
active
047541709
ABSTRACT:
In the buffer circuit for an integrated circuit according to this invention a load MOS transistor and a drive MOS transistor are connected in series between a power source potential node and a ground potential node of the integrated circuit. A constant current circuit means connected in series with a circuit including the load MOS transistor and the drive MOS transistor.
REFERENCES:
patent: 3914702 (1975-10-01), Gehweiler
patent: 4274014 (1981-06-01), Schade, Jr.
patent: 4275313 (1981-06-01), Boll et al.
patent: 4394588 (1983-07-01), Gaudenzi
patent: 4398106 (1983-08-01), Davidson et al.
patent: 4454571 (1984-06-01), Miyashita
patent: 4516123 (1985-05-01), Shoji
patent: 4567378 (1986-01-01), Raver
patent: 4570088 (1986-02-01), Nozaki et al.
patent: 4584491 (1986-04-01), Ulmer
patent: 4587445 (1986-05-01), Kanuma
patent: 4609834 (1986-09-01), Gal
patent: 4628218 (1986-12-01), Nakaizumi
patent: 4656370 (1987-04-01), Kanuma
Moshen et al., "The Design and Performance of CMOS 256K Bit DRAM Devices," IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, pp. 610-618, Oct. 1984.
Koinuma Hiroyuki
Miyawaki Naokazu
Toda Haruki
Hudspeth D. R.
Kabushiki Kaisha Toshiba
Miller Stanley D.
LandOfFree
Buffer circuit for minimizing noise in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buffer circuit for minimizing noise in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer circuit for minimizing noise in an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1916686