Buffer circuit and integrated semiconductor circuit structure fo

Details Buffer circuit and integrated semiconductor circuit structure fo Buffer circuit and integrated semiconductor circuit structure fo

1981-05-01

1984-01-10

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307475, 307570, H03K 1704, H03K 1762, H03K 17693, H03K 19092

Patent

active

044255160

ABSTRACT:
A monolithic integrated circuit structure consisting of interconnected bipolar and CMOS transistor elements forming a buffer circuit. A pair of NPN bipolar transistor elements are interconnected with a pair of N-type MOS transistor elements to form a push-pull output stage providing complementary outputs at the emitters of the bipolar transistor elements. Each of the pair of NPN bipolar transistor elements is arranged in an emitter follower circuit configuration having the conducting channel of one of the pair of N-type MOS transistor elements serially connected to its emitter. The gate electrode of each of the pair of MOS transistor elements respectively is connected to the emitter of the bipolar transistor element to which the conducting channel of the other of the pair of MOS transistor elements is connected. P-type and N-type MOS transistor elements are serially interconnected in a complementary symmetry manner to form an inverter circuit configuration. The complementary interconnected MOS transistor elements have their drains connected together to the base of one of the pair of bipolar transistor elements and their gate electrodes connected together to the base of the other of the pair of bipolar transistor elements, the connected gate electrodes and base forming the buffer circuit input. The collectors of the bipolar transistor elements and the source of the P-type MOS transistor element are connected together to define a positive supply voltage terminal and the sources of the N-type MOS transistor elements are connected together to define a reference potential terminal.

REFERENCES:
patent: 3601630 (1971-08-01), Redwine
patent: 3631528 (1971-12-01), Green
patent: 3649843 (1972-03-01), Redwine et al.
patent: 4128775 (1978-12-01), Frederiksen et al.

Affiliated with

Also associated with

Rating

Buffer circuit and integrated semiconductor circuit structure fo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer circuit and integrated semiconductor circuit structure fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer circuit and integrated semiconductor circuit structure fo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-454647