Buffer arrangement of a PCM exchange system

Details Buffer arrangement of a PCM exchange system Buffer arrangement of a PCM exchange system

1981-01-05

1984-01-31

Brigance, Gerald L.

Multiplex communications

Wide area network

Packet switching

370108, 370103, 375118, H04J 306

Patent

active

044293860

ABSTRACT:
A pulse code multiplex exchange system includes a buffer arrangement for compensating both short and long term phase drift of information between plesiochronous data paths each being controlled for block information transfer by a separate clock. An alignment buffer is arranged between the two data paths. It has two sections, each having a capacity for storing alternately one of two subsequent information blocks, and on chip address decoders for selecting write and read addresses. Separate address generators are associated with the buffer for generating consecutive write addresses under control of a first clock and read addresses under control of a second clock, respectively. A guard distance detector continuously monitors the distance between the present write address and the respective read address, and initiates a slip operation for switching subsequent read operations from one section of the alignment buffer to the other section, if the address distance falls short of a minimal guard distance.

REFERENCES:
patent: 4095048 (1978-06-01), Athenes et al.
patent: 4359770 (1982-11-01), Suzuka
patent: 4368531 (1983-01-01), Chopping
patent: 4371962 (1983-02-01), Zeitraeg

Affiliated with

Also associated with

Rating

Buffer arrangement of a PCM exchange system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer arrangement of a PCM exchange system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer arrangement of a PCM exchange system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2349312