Buckets of commands in a multiprocessor-based verification...

Data processing: software development – installation – and managem – Software program development tool – Testing or debugging

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S124000, C717S151000

Reexamination Certificate

active

07398515

ABSTRACT:
The present invention provides a method and system for providing a legal sequential combination of commands for verification testing of a computer system. Executable test commands are used to form sequentially ordered “buckets” of commands, wherein each bucket command sequence is legal under at least one rule. The buckets may be arranged in any sequential order, wherein a composite command sequence of the combined commands remains legal under the at least one rule. A further advantage of the invention is that wait
oop commands may be inserted within and between the buckets, extending the testing capabilities of the present invention into corner cases.

REFERENCES:
patent: 4984239 (1991-01-01), Suzuki et al.
patent: 5210861 (1993-05-01), Shimoda
patent: 5455938 (1995-10-01), Ahmed
patent: 5488573 (1996-01-01), Brown et al.
patent: 5572666 (1996-11-01), Whitman
patent: 5646949 (1997-07-01), Bruce, Jr. et al.
patent: 5745767 (1998-04-01), Rosen et al.
patent: 5815688 (1998-09-01), Averill
patent: 6002871 (1999-12-01), Duggan et al.
patent: 6950963 (2005-09-01), Parson et al.
patent: 2004/0230964 (2004-11-01), Waugh et al.
patent: 01180645 (1988-01-01), None
patent: 8166892 (1994-12-01), None
patent: 10187475 (1996-12-01), None
patent: 11230160 (1998-01-01), None
patent: 11232131 (1998-02-01), None
patent: 2001051965 (1999-08-01), None
“A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors”, Journal of Electronic Testing: Theory and Applications, pp. 13-27 (2000), Ta-Chung Chang.
“Micro Architecture Coverage Directed Generation of Test Programs”, Design Automation Conference, Jun. 21-25, 1999, pp. 175-180.
“Verification by Behavorial Modeling—A Multiprocessor System Case, Conference on ASIC Proceedings”, Oct. 21-24, 1996, pp. 43-45.
“Automatic Test Program Generation for Pipelined Processors”, IEEE/ACM International Conference on CAD-94, Nov. 6-10, 1994, pp. 580-583.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Buckets of commands in a multiprocessor-based verification... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buckets of commands in a multiprocessor-based verification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buckets of commands in a multiprocessor-based verification... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2813684

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.