Bubble memory with redundant on chip error map storage loops

Details Bubble memory with redundant on chip error map storage loops Bubble memory with redundant on chip error map storage loops

1979-01-15

1980-10-14

Moffitt, James W.

Static information storage and retrieval

Magnetic bubbles

Plural interacting paths

365 12, G11C 1908

Patent

active

042285224

ABSTRACT:
Disclosed is a magnetic bubble memory that includes a plurality of minor loops for storing bubbles representative of data therein, and a pair of minor loops for storing bubbles representative of an error map therein. The error map is selectively written into and read from only one loop of the pair. The other loop is redundant and improves chip yield. A serial-parallel bubble propagation path connects all of the loops to a bubble generator. This path includes a predetermined number of bubble propagation elements between the transfer-in gates for the pair of loops. Proper choice of the number of propagation elements enables the error map to be selectively written into/read from only one loop of the pair with only a single control line.

REFERENCES:
patent: 4125875 (1978-11-01), Saito
patent: 4159412 (1979-06-01), Naden et al.

Affiliated with

Also associated with

Rating

Bubble memory with redundant on chip error map storage loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bubble memory with redundant on chip error map storage loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bubble memory with redundant on chip error map storage loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2104565