Bubble memory system having defective minor loops

Details Bubble memory system having defective minor loops Bubble memory system having defective minor loops

1979-07-09

1982-03-23

Moffitt, James W.

Static information storage and retrieval

Magnetic bubbles

Plural interacting paths

365 83, G11C 1908

Patent

active

043216927

ABSTRACT:
Disclosed is a bubble memory system that includes a plurality of bubble memory chips. Each of the chips have a number of minor loops, but only a predetermined portion of the loops are utilized to store information therein. The remaining loops may be defective and are not used. Data words that are to be stored in the bubble memory chips are passed through a first FIFO circuit which scrambles the bits in the words prior to their storage in the bubble memory chips. Due to this scrambling operation, no bits are stored in the defective loops. Data bits that are received from the bubble memory chips are passed thorugh a second FIFO circuit. There, all of the bits of each word are then realigned and presented at the FIFO output in parallel.

REFERENCES:
patent: 3210743 (1965-10-01), Kaenel
patent: 4092728 (1978-05-01), Baltzer
Electronics Design 1--"Very Long Shift Registers Can Be Built With RAMS", Jan. 4, 1977, p. 128.

Affiliated with

Also associated with

Rating

Bubble memory system having defective minor loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bubble memory system having defective minor loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bubble memory system having defective minor loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1654078