Communications: electrical – Continuously variable indicating – With meter reading
Patent
1991-08-12
1992-12-08
Yusko, Donald J.
Communications: electrical
Continuously variable indicating
With meter reading
307243, 3408258, 340826, H04Q 100
Patent
active
051701600
ABSTRACT:
A broadband space tree-switch matrix establishes a desired switching path by sensitizing only the sequence of logic gates defined by the desired path such that only these sensitized logic gates are operable to undergo switching and thereby permit transmission of only the corresponding input signal. The tree-switch includes a plurality of cascaded stages wherein the first stage consists of dual-input NAND gates each receiving a corresponding input signal at one input and a control signal at another input. The remaining stages include a plurality of switching nodes each having a first NAND gate cascaded to a second NAND gate wherein the second NAND gate has a HIGH steady-state logic signal present at one of its inputs. An appropriate combination of control signals are applied to the NAND gates in the first stage to effect a selected switching path. A second broadband space switch matrix comprises a plurality of NAND gates arranged into a series of cascaded stages to form a tree-switch configuration. The first and second stages include equal numbers of NAND gates corresponding to the number of input signals. Furthermore, the NAND gates in only the first and second stages each have a control input for receiving control signals to establish a selected path. The tree-switch likewise operates to sensitize a particular path in response to the control signals so that only the NAND gates in the selected path are operable to undergo switching.
REFERENCES:
patent: 3614327 (1971-10-01), Low
patent: 4453096 (1984-06-01), Le Can et al.
patent: 4593390 (1986-06-01), Hildebrand et al.
patent: 4716308 (1987-12-01), Matsuo et al.
patent: 4800295 (1989-01-01), Minuhin et al.
patent: 4825105 (1989-04-01), Holzle
patent: 4849751 (1989-07-01), Barber et al.
Palounek, IBM Technical Disclosure Bulletin, "Read-Only Storage Unit," vol. 13, No. 9, Feb., 1971, pp. 2557-2558.
Hill & Peterson, "Switching Theory and Logical Design," 1974, p. 194.
Lenk, "Handbook of Digital Electronics," 1981, p. 50.
Castellucis, "Pulse and Logic Circuits," 1976, p. 82.
Shoji, "Elimination of Process-Dependent Clock Skew in CMOS VLSI," Oct. 1986, IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, pp. 875-880.
Sunazawa et al., "Low Power CML IC Cross-Point Switch Matrix for Spare Division Digital Switching Neworks" IEEE Journal of Solid State Circuits, vol. SC-10, No. 2, Apr./1975, pp. 117-122.
IBM Tech. Disclosure Bull. "CMOS Self-Decoding Complementary Pass-Gate Multiplexer", vol. 28, No. 3 (Aug. 1985) pp. 1302-1303.
"Logic Design", Holdsworth et al., Wireless World, vol. 84, No. 1507, (Mar. 1978), pp. 47-50.
N. H. E. Weste et al., "CMOS Circuit and Logic Design," Prin. of CMOS VLSI Design, pp. 172-203 (1985).
Pasternak et al., "CMOS Differential Pass-Transistor Logic Design", IEEE Journal of Solid State Circuits, vol. SC-22 No. 2, pp. 216-222 (1987) Apr.
Hayano et al., "GaAs 8.times.8 Matrix Switch LSI for High-Speed Digital Communications," IEEE Gallium Arsenide IC Symposium, pp. 245-248 (Oct. 1987).
S. Whitaker, "Pass-Transistor Networks Optimize n-MOS Logic", Elec., vol.-56, No. 19, pp. 144-148 (Sep. 1983).
Cooperman Michael
Paige Arnold
Sieber Richard W.
GTE Laboratories Incorporated
Lohmann, III Victor F.
Weissman Peter
Yusko Donald J.
LandOfFree
Broadband tree switch architecture for reducing pulse width narr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Broadband tree switch architecture for reducing pulse width narr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Broadband tree switch architecture for reducing pulse width narr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-963132