Broadband high level data link communication line adapter

Details Broadband high level data link communication line adapter Broadband high level data link communication line adapter

1979-09-28

1981-04-07

Atkinson, Charles E.

Boots, shoes, and leggings

364900, G06F 300, G06F 1100

Patent

active

042610354

ABSTRACT:
A hardware/firmware communication line adapter for interfacing a communication processor to a broadband high level data link communication channel. Transmit and receive data and control characters received either from the processor or from a communication channel device are processed under the control of the adapter firmware to effectuate CRC checking, byte size control, extended and variable field format control, partial last byte control, and block transfer control functions on the transmitted/received data stream. First-in-first-out (FIFO) buffer memories are employed in the transmit circuits to queue a frame of transmit data and control characters at the adapter whereby the communication processor/adapter interface control is simplified. Similarly, a FIFO buffer is employed in the receive circuits to reduce the frequency of receive interrupts and to enable block transfer of received data to the processor.

REFERENCES:
patent: 4124888 (1978-11-01), Washburn
patent: 4133030 (1979-01-01), Huettner et al.
patent: 4204888 (1980-05-01), Raymond et al.

Affiliated with

Also associated with

Rating

Broadband high level data link communication line adapter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Broadband high level data link communication line adapter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Broadband high level data link communication line adapter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-292243