Multiplex communications – Wide area network – Packet switching
Patent
1993-05-28
1996-08-27
Harvey, Jack B.
Multiplex communications
Wide area network
Packet switching
395307, 395308, 370 8513, G06F 1300, G06F 1336
Patent
active
055509894
ABSTRACT:
Hardware logic within a host bridge that connects a CPU local bus to a peripheral bus that determines if data to be transmitted on the CPU local bus is non-contiguous and, if so, substitutes contiguous data for the non-contiguous data to ensure that the CPU local bus does not malfunction. Simultaneously, the hardware translates data transfers between a peripheral bus that is limited by its architecture to data strings of a standard length and a CPU local bus that permits dynamic bus sizing.
REFERENCES:
patent: 4547849 (1985-10-01), Louie et al.
patent: 4878166 (1989-10-01), Johnson et al.
patent: 5003463 (1991-03-01), Coyle et al.
patent: 5025412 (1991-06-01), Dalrymple et al.
patent: 5101478 (1992-03-01), Fu et al.
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5317715 (1994-05-01), Johnson et al.
IBM Technical Disclosure Bulletin vol. 31, No. 1, Jun. 1988 pp. 36-38.
IBM Technical Disclosure Bulletin vol. 33, No. 12, May 1991, p. 409.
"PCI promises solution to local-bus bottleneck", Computer Design, Aug. 1992, pp. 36-40.
Harvey Jack B.
International Business Machines - Corporation
Kastelic John A.
Seto Jeffrey K.
LandOfFree
Bridge circuit that can eliminate invalid data during informatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridge circuit that can eliminate invalid data during informatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridge circuit that can eliminate invalid data during informatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1063053