Branch prediction cache with multiple entries for returns having

Details Branch prediction cache with multiple entries for returns having Branch prediction cache with multiple entries for returns having

1993-09-17

1997-04-22

Treat, William M.

Boots, shoes, and leggings

364DIG1, G06F 942

Patent

active

056236140

ABSTRACT:
A Branch Prediction Cache (BPC) selects from among multiple branch address entries for a single return-type instruction that returns to multiple callers. The BPC has a branch address associative memory, a return address associative memory, and word line logic used to validate and qualify entries. The branch address associative memory monitors program addresses for previously stored branch addresses. The return address stack (RtnStack) stores the return addresses for the most recent call-type instructions. The top of the stack is input to the return address associative memory. When a program address has multiple matches in the branch address associative memory, the return address associative memory enables only the entry that has an associated return address matching the top of the RtnStack. In an alternate embodiment, the return address associative memory is combined with a branch address cache and target address associative memory.

REFERENCES:
patent: 4399507 (1983-08-01), Cosgrove et al.
patent: 4725947 (1988-02-01), Shonai et al.
patent: 4872109 (1989-10-01), Horst et al.
patent: 5093778 (1992-03-01), Favor et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5276882 (1994-01-01), Emma et al.
patent: 5414822 (1995-05-01), Saito et al.
patent: 5434985 (1995-07-01), Emma et al.
patent: 5454087 (1995-09-01), Narita et al.
patent: 5454090 (1995-09-01), Fleck et al.
Peter M. Kogge; "The Architecture of Pipelined Computers"; McGraw-Hill; 1981; Section 6.6.2.
J.L. Hennessy and D.A. Patterson; "Computer Architecture, A Quantitiative Approach"; Morgan Kaufmann; 1990; Section 6.7.
D.R. Ditzel and H.R. McLellan; "Branch folding in the CRISP microprocessor: Reducing the branch delay to zero"; Proceedings of the 14th Symposium on Computer Architecture; Jun. 1987; Pittsburg; pp. 2-7.
J.K.F. Lee and A.J. Smith; "Branch Prediction Strategies and Branch Target Buffer Design"; IEEE Computer; vol. 17; Jan. 1984; pp. 6-22.
Harvey G. Cragon; "Branch Strategy Taxonomy and Performance Models"; IEEE Computer Society Press; 1992; Chapter 4.
C.O. Stjernfeldt; E.W. Czeck, and D.R. Kaeli; "Survey of Branch Prediction Strategies"; Northeastern University technical report CE-TR-93-05; Jul. 28, 1993.
Advanced Micro Devices; "AM29050 Microprocessor User's Manual"; 1991.
John S. Liptay; "Design of the IBM Enterprise System/9000 high-end processor"; IBM Journal of Research and Development; Jul. 1992; vol. 36, No. 4; p. 713(19).
Chris H. Perleberg & Alan J. Smith; "Branch Target Buffer Design and Optimization"; IEEE Transactions on Computers; vol. 42, No. 4; Apr. 1993; pp. 396-412.
D.R. Kaeli and P.G. Emma; "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns"; The 18th Annual International Symposium on Computer Architecture; vol. 19, No. 3; May 1991; pp. 34-42.
Robert M. Supnik; "Digital's Alpha Chip Project"; Communications of the ACM; Feb. 1993; vol. 36, No. 2; pp. 30-44.
Brian Case; "Intel Reveals Pentium Implementation Details"; Microprocessor Report; MicroDesign Resources; Mar. 29, 1993; pp. 7-12 thru 7-20.
Marc Rose; "Structured Control Flow: An Architectural Technique for Improving Control Flow Performance"; 29 Nov. 1983 Dept. of Electrical & Computer Engr.; Carnegie-Mellon Univ.; pp. 1-71; (pp. 33 & 58 are missing).
"Subroutine Call/Return Stack"; IBM Technical Disclosure Bulletin; vol. 30, No. 11; Apr. 1988; pp. 221-225.

Affiliated with

Also associated with

Rating

Branch prediction cache with multiple entries for returns having does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Branch prediction cache with multiple entries for returns having, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch prediction cache with multiple entries for returns having will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-348679