Boots – shoes – and leggings
Patent
1993-10-26
1995-09-26
Kim, Ken S.
Boots, shoes, and leggings
3642306, 3642551, 3642617, 364DIG1, 3649314, 364955, 3649382, 364DIG2, 395800, 39542103, G06F 932
Patent
active
054540895
ABSTRACT:
Logic examines signals from an instruction fetch unit to determine if the next instruction is a branch. A mux selects one of the 4 instruction words. MACRO [0:3] and a displacement from the selected word. A full adder (40) adds this displacement to the instruction pointer. The result is used as the branch address. The timing is such that a 1 clock lookahead is sufficient to hide this calculation from program execution. The branch register address is determined by the process ID and the macro mode state bit. The branch by pass mechanism causes the branch address to be driven from the calculation instead of a branch register. If a branch fail or scoreboard hit occurs, a write cancellation is generated to stop the current address calculation from being stored in a branch register. If a branch fail or scoreboard hit does not occur, then the current address calculation is stored in a branch register. If a branch bypass occurs, then the branch address is driven from the calculation. If a branch bypass does not occur, then the branch address is driven from the branch register.
REFERENCES:
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4777587 (1988-10-01), Case et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5088030 (1992-02-01), Yoshida
patent: 5099419 (1992-03-01), Nomura
patent: 5136697 (1992-08-01), Johnson
Nguyen Truong
Smith Frank S.
Intel Corporation
Kim Ken S.
Lamb Owen L.
LandOfFree
Branch look ahead adder for use in an instruction pipeline seque does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Branch look ahead adder for use in an instruction pipeline seque, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch look ahead adder for use in an instruction pipeline seque will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1557683