Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2006-03-07
2006-03-07
Dam, Tuan (Department: 2191)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S149000
Reexamination Certificate
active
07010787
ABSTRACT:
The invention provides a program conversion apparatus which performs parallelization for a multi-thread microprocessor on an intermediate program level. A parallelization apparatus of the program conversion apparatus includes a fork spot determination section, a register allocation section and an instruction reordering section. The fork spot determination section determines a fork spot and a fork system based on a result of a register allocation trial performed by the register allocation section, the number of spots at which memory data dependence is present, and branching probabilities and a data dependence occurrence frequency obtained from a profile information file. The instruction reordering section reorders instructions preceding to and succeeding the FORK instruction in accordance with the determination.
REFERENCES:
patent: 5437034 (1995-07-01), Tanaka et al.
patent: 5530866 (1996-06-01), Koblenz et al.
patent: 5598561 (1997-01-01), Funaki
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5857104 (1999-01-01), Natarjan et al.
patent: 6292939 (2001-09-01), Itou et al.
patent: 6304960 (2001-10-01), Yeh et al.
patent: 6449711 (2002-09-01), Week
patent: 6588009 (2003-07-01), Guffens et al.
patent: 6622301 (2003-09-01), Hirooka et al.
patent: 6725448 (2004-04-01), Moriya et al.
patent: 10-078880 (1998-03-01), None
Akkary, Haitham, Driscoll, Michael A., “A Dynamic Multithreading Processor”, 1998 IEEE, p. 226-236, retrieved form IEEE database Apr. 22, 2004.
Blume, William and Eigenmann, Rudolf, “Performance Analysis of Parallelizing Compilers on the Perfect Benchmarks Programs”, 1992 IEEE, p. 643-656, retrieved from IEEE database Apr. 22, 2004.
Chekuri, C., Johnson, R., Motwani, R., Natarajan, B., Rau, B.R., Schlansker, M., “Profile-Driven Instruction Level Parallel Scheduling with Application to Super Blocks”, 1996 IEEE, p. 58-67, retrieved from IEEE database Apr. 22, 2004.
McKinley, Kathryn S., “A Compiler Optimization Algorithm for Shared-Memory Multiprocessors”, 1998 IEEE, p. 769-787, retrieved from IEEE database Apr. 22, 2004.
Aho, Alfred V; Sethi, Ravi; Ullman, Jeffrey D; “Compilers Principles, Techniques, and Tools”, 1986 Bell Telephone Laboratories, Inc., p. 602-608.
Torii et al., “Control Parallel On-Chip Multi-processor: MUSCAT,” JSPP '97 Joint Symposium on Parallel Processing 1997, the Information Processing Society of Japan, pp. 229-236, May, 1997. (See Discussion in Specification).
Torii et al., “On-Chip Control Parallel Multi-processor: MUSCAT,” IPSJ Transaction, vol. 39, No. 6, Jun., 1998. (See Discussion in Specification).
Sakai et al., “Automatic Parallelizing Method for Control-parallel Multi-threaded Architecture,” IPSJ Transaction, vol. 40, No. 5, May, 1999. (See Discussion in Specification).
A. V. Aho et al., “Compilers II, Principles, Techniques, and Tools,” translated into Japanese by Kenichi Harada, Saiense-Sha, 1990, pp. 734-741. (See Discussion in Specification).
Junji Sakai, et al., “Automatic Parallelizing Method for Control-Parallel Multi-Threaded Architecture,” Symposium Series for the Information Processing Society of Japan, Collection of Papers of JSPP '98, Parallel Process Symposium, vol. 98, No. 7, Jun. 1998, pp. 383-390.
Japanese Office Action issued Aug. 24, 2004 (w/ translation of relevant portion).
Dam Tuan
Dickstein Shapiro Morin & Oshinsky LLP.
Steelman Mary
LandOfFree
Branch instruction conversion to multi-threaded parallel... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Branch instruction conversion to multi-threaded parallel..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch instruction conversion to multi-threaded parallel... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3550332