Branch encoding before instruction cache write

Details Branch encoding before instruction cache write Branch encoding before instruction cache write

2005-02-03

2009-02-03

Kim, Matt (Department: 2184)

Electrical computers and digital processing systems: processing

Instruction decoding

Predecoding of instruction component

C712S237000, C712S239000, C712S233000

Reexamination Certificate

active

07487334

ABSTRACT:
Method, system and computer program product for determining the targets of branches in a data processing system. A method for determining the target of a branch in a data processing system includes performing at least one pre-calculation relating to determining the target of the branch prior to writing the branch into a Level 1 (L1) cache to provide a pre-decoded branch, and then writing the pre-decoded branch into the L1 cache. By pre-calculating matters relating to the targets of branches before the branches are written into the L1 cache, for example, by re-encoding relative branches as absolute branches, a reduction in branch redirect delay can be achieved, thus providing a substantial improvement in overall processor performance.

REFERENCES:
patent: 3577189 (1971-05-01), Cocke et al.
patent: 4926323 (1990-05-01), Baror et al.
patent: 5088030 (1992-02-01), Yoshida
patent: 5592637 (1997-01-01), Matsuo
patent: 5649145 (1997-07-01), Matsuo et al.
patent: 5761490 (1998-06-01), Hunt
patent: 5828895 (1998-10-01), Chan et al.
patent: 5845587 (1998-12-01), Ditonto
patent: 5848268 (1998-12-01), Matsuo
patent: 5987585 (1999-11-01), Motoyama et al.
patent: 6167506 (2000-12-01), Witt
patent: 6243805 (2001-06-01), Mahurin
patent: 6279106 (2001-08-01), Roberts
patent: 6360317 (2002-03-01), Mahalingaiah et al.
patent: 6367001 (2002-04-01), Witt
patent: 6457117 (2002-09-01), Witt
patent: 6496923 (2002-12-01), Gruner et al.
patent: 6598154 (2003-07-01), Vaid et al.
patent: 6735681 (2004-05-01), Asano et al.
patent: 6816962 (2004-11-01), Augsburg et al.
patent: 6842846 (2005-01-01), Chen et al.
patent: 6941489 (2005-09-01), DeLano
patent: 6948053 (2005-09-01), Augsburg et al.
patent: 7010675 (2006-03-01), Karim et al.
patent: 2003/0163677 (2003-08-01), Augsburg et al.
patent: 381444 (1990-08-01), None
Patterson et al., Computer Organization and Design, 2005, Morgan Kaufmann, 3rd, pp. 330-340.

Affiliated with

Also associated with

Rating

Branch encoding before instruction cache write does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Branch encoding before instruction cache write, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Branch encoding before instruction cache write will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4066854