Excavating
Patent
1991-09-17
1994-05-17
Teska, Kevin J.
Excavating
371 221, H04B 1700
Patent
active
053134702
ABSTRACT:
A boundary-scan circuit for a system clock input pin of an integrated circuit which prevents the transmission of undesirable pulses into the clock inputs of the core logic circuits during switching to or from the test clock. This is accomplished by synchronizing the signal that controls the switching from or to the system clock to provide such switching during the inactive portion of the system clock cycle. The boundary-scan circuit uses plural switching elements to provide sufficient current drive to prevent degradation of a rise time of any clock pulse transmitted thereby without the use of additional current buffers.
REFERENCES:
patent: 4588944 (1986-05-01), Rothenberger
patent: 4682329 (1987-07-01), Kluth et al.
patent: 4692633 (1987-09-01), Ngai et al.
patent: 4912709 (1990-03-01), Teske et al.
patent: 4945536 (1990-07-01), Hancu
patent: 4947357 (1990-08-01), Stewart et al.
patent: 4961013 (1990-10-01), Obermeyer, Jr. et al.
patent: 5001713 (1991-03-01), Whetsel
patent: 5027355 (1991-06-01), Stoica
patent: 5043985 (1991-08-01), Lin et al.
patent: 5048021 (1991-09-01), Jarwala et al.
patent: 5109383 (1992-04-01), Chujo
patent: 5115191 (1992-05-01), Yoshimori
patent: 5132635 (1992-07-01), Kennedy
patent: 5172377 (1992-12-01), Robinson et al.
Beusse James H.
NCR Corporation
Penrod Jack R.
Teska Kevin J.
LandOfFree
Boundary-scan input cell for a clock pin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Boundary-scan input cell for a clock pin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boundary-scan input cell for a clock pin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-883035