Boundary-free semiconductor memory device having a plurality of

Details Boundary-free semiconductor memory device having a plurality of Boundary-free semiconductor memory device having a plurality of

1988-06-08

1990-10-09

Hecker, Stuart N.

Static information storage and retrieval

Addressing

Plural blocks or banks

36518908, 3652385, 340799, G11C 700

Patent

active

049624865

ABSTRACT:
A plurality of slide access memories (SM.sub.00, SM.sub.01, . . . , SM.sub.n-1, m-1), in which a voluntary rectangular group of bits can be accessed, are arranged in an n-rows and m-columns matrix and connected to common data lines (D.sub.0, D.sub.1, . . . , D.sub.15). A first access means accesses the same rectangular group of bits in each of the slide access memories and interconnects these groups to input/output portions incorporated into each of the slide access memories. A second access means selects the input/output portions of each of the slide access memories to enable or disable the operation thereof in accordance with a special bit position, or a pointing bit (PB) position, to thereby connect only a desired group of bits to common data lines, and thus enlarge the scope of slide access memories.

REFERENCES:
patent: 4811297 (1989-03-01), Ogawa

Affiliated with

Also associated with

Rating

Boundary-free semiconductor memory device having a plurality of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Boundary-free semiconductor memory device having a plurality of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boundary-free semiconductor memory device having a plurality of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-977186