Boundary drawing and area filling logic for a display system

Details Boundary drawing and area filling logic for a display system Boundary drawing and area filling logic for a display system

1990-02-23

1992-10-20

Harkcom, Gary V.

G06F 1562

Patent

active

051577666

ABSTRACT:
A computer graphics system includes display logic (92) comprising a destination bit map (11) containing a plurality of image bits which map to a plurality of pixels for presenting an image, an auxiliary bit map (1) containing a plurality of area boundary bits representing pixels defining an area boundary line which encloses an area of the image, area filling logic (7) for operating upon those image bits enclosed by the area boundary line in order to fill the area with a particular pattern and color, characterized in that the display logic further comprises area boundary drawing logic (5) having line segmentation means to resolve the specified boundary line into a plurality of intersecting two pixel line segments which can, from that time forward, be operated upon separately to define the area boundary bits in accordance with conventional area boundary drawing rules.

REFERENCES:
patent: 4149164 (1979-04-01), Reins et al.
patent: 4270172 (1981-05-01), Tidd et al.
patent: 4937761 (1990-06-01), Hassett
patent: 4998211 (1991-03-01), Hamada et al.
patent: 5007098 (1991-04-01), Kumagai

Affiliated with

Also associated with

Rating

Boundary drawing and area filling logic for a display system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Boundary drawing and area filling logic for a display system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Boundary drawing and area filling logic for a display system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-199789