Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Non-single crystal – or recrystallized – material containing...
Reexamination Certificate
1999-10-12
2001-11-20
Chaudhuri, Olik (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Non-single crystal, or recrystallized, material containing...
C438S158000
Reexamination Certificate
active
06320202
ABSTRACT:
TECHNICAL FIELD
This invention relates to thin film transistors and to methods of promoting large crystal grain size in the formation of polycrystalline silicon alloy thin films.
BACKGROUND OF THE INVENTION
As circuit density continues to increase, there is a corresponding drive to produce smaller and smaller field effect transistors. Field effect transistors have typically been formed by providing active areas within a bulk substrate material or within a complementary conductivity type well formed within a bulk substrate. One recent technique finding greater application in increasing packing density is to form field effect transistors in thin films which are vertically stacked on top of transistors in the bulk material, thus resulting in 3-D integration. This is commonly referred to as “thin film transistor” (TFT) technology.
With TFTs, a thin film of semiconductive material is first provided. A central channel region of the thin film is masked, while opposing adjacent source/drain regions are doped with an appropriate p or n type conductivity enhancing impurity. A gate insulator and gate are provided either above or below the thin film channel region, thus providing a field effect transistor having active and channel regions formed entirely within a thin film, as opposed to utilizing bulk substrate material.
One common material utilized as the thin source, channel and drain film in a TFT is polycrystalline silicon. Such is composed of multiple orientations of individual single crystal silicon grains. The location where two individual crystalline grains abut one another is commonly referred to as a grain boundary. Grain boundaries are inherent in polycrystalline materials, such as polycrystalline silicon, as it is the boundaries which define the breaks between individual crystal grains. In a silicon lattice (or single crystal silicon), a silicon atom inherently tries to bond to four other silicon atoms. In polycrystalline silicon, the lattice structure breaks down at the grain boundaries giving rise to silicon atoms with dangling bonds. A collection of these dangling or “broken” bonds for a given crystal runs along a plane which defines the boundary for that crystal.
Conductivity in doped polycrystalline silicon, which is an overall function of carrier mobility, inherently depends upon the grain boundary trap density. The lower the grain boundary trap density, the greater the carrier mobility and accordingly the conductivity. Grain boundaries adversely affect inherent conductivity of the material due to the presence of a potential barrier at the grain boundaries which arises from carrier trapping. This barrier degrades conductivity by impeding the flow of carriers in an applied field. The greater the number of boundaries, the lower the conductance or the higher the resistance. Also, the larger the average crystalline grain size, the lower the total number of grain boundaries. Accordingly, the larger the crystal size, the greater the inherent conductivity of the polycrystalline material for a given doping concentration.
Unfortunately, it is typically easier to more uniformly control material properties the smaller the processor attempts to make the polycrystalline grains. Alternately considered, although lower resistance results from larger grain size, it is more difficult to uniformly and consistently control resistivity the larger one tries to make the crystals.
Grain boundaries also affect a property known as “current leakage”. Current leakage in a polycrystalline silicon thin film transistor is referred to as the source-to-drain current in the off state. Current leakage in a polycrystalline silicon thin film transistor is principally a function of the unbonded regions of silicon which are inherent in grain boundaries, and are commonly referred to as “traps”. The term “traps” derives from these unbonded or unpaired electrons of a silicon atom which “trap” carriers and prevent them from conducting. However, these “traps” present at grain boundaries facilitate current leakage through the material. Accordingly, the greater the number of grain boundaries (i.e., the smaller the grain size), the greater the current leakage through the material despite the material having inherent overall lower conductivity. Current leakage causes the SRAM cell to consume more power in the standby-state since the leakage has to be supplied from a power source. Such leakage is particularly adverse in laptop computers, where desired power consumption when a cell's state is not being changed should be very low to extend the battery life.
Polycrystalline thin films arc typically deposited by low pressure chemical vapor deposition which inherently results in a high density of grain boundaries. Also, the interface between the polycrystalline silicon and the gate oxide produces a large number of defects, resulting in a high interface state density. These defects degrade transistor performance in terms of high subthreshold slope and leakage current. This, in turn, has deleterious effects on the standby power dissipated in the integrated circuits incorporating these devices.
It would be desirable to improve upon prior art thin film transistor constructions and polycrystalline thin films.
REFERENCES:
patent: 4885614 (1989-12-01), Furukawa
patent: 4891329 (1990-01-01), Reisman et al.
patent: 5166084 (1992-11-01), Pfiester
patent: 5218213 (1993-06-01), Gaul et al.
patent: 5240876 (1993-08-01), Gaul et al.
patent: 5241193 (1993-08-01), Pfiester et al.
patent: 5241197 (1993-08-01), Murakami et al.
patent: 5246886 (1993-09-01), Sakai et al.
patent: 5250452 (1993-10-01), Ozturk et al.
patent: 5268324 (1993-12-01), Aitken et al.
patent: 5296386 (1994-03-01), Aronowitz et al.
patent: 5323020 (1994-06-01), Mohammad et al.
patent: 5323031 (1994-06-01), Shoji et al.
patent: 5354700 (1994-10-01), Huang et al.
patent: 5374572 (1994-12-01), Roth et al.
patent: 5442205 (1995-08-01), Brasen et al.
patent: 5461250 (1995-10-01), Burghartz et al.
patent: 5479033 (1995-12-01), Baca et al.
patent: 5527724 (1996-06-01), Brady et al.
patent: 5591653 (1997-01-01), Sameshima et al.
patent: 5665981 (1997-09-01), Banerjee et al.
patent: 5858821 (1999-01-01), Dennison et al.
patent: 5977560 (1999-11-01), Banerjee et al.
patent: 1-120069 (1987-11-01), None
patent: 4-313242 (1991-04-01), None
patent: 4-168769 (1992-06-01), None
patent: 4-271126 (1992-09-01), None
patent: 4-320063 (1992-11-01), None
patent: 5-094929 (1993-04-01), None
patent: 5-129635(A) (1993-05-01), None
patent: 5-175538 (1993-07-01), None
King, Tsu-jae, et al. “Polycrystalline Silicon-Germanium Thin-Film Transistors”, Sep. 1994, IEEE Trans. on Electron Devices, vol. 41, No. 9, pp. 1581-1591.*
Yonehara, et al., “Abnormal Grain Growth in Ultra-Thin Films of Germanium on Insulator”,Mat. Res. Soc. Symp. Proc., vol. 25, pp. 517-524, 1984.
Lee, et al., “Characteristic Comparison Between Ge-On-Insulator (GOI) and Si-On-Insulator (SOI) Beam-Induced Crystallization Mechanism,”Mat. Res. Soc. Symp. Proc., vol. 74, pp. 577-83, 1987.
Hinckley, et al., “Charged Carrier Transport in Si1-xGexPseudomorphic Alloys Matched to Si-Strain Related Transport Improvements,”Appl. Phys. Lett., vol. 55, pp. 2008-2010, Nov., 1989.
Kesan, et al., “High-Performance 0.25 um p-MOSFETs With Silicon-Germanium Channels for 3..K and 77K Operations,”IDEM Tec. Dig., pp. 25-28, 1991.
Nayak, et al., “Enhancement-Mode Quantum-Well GexSi1-xPMOS,”IEEE Electron Device Letters, vol. 12, No. 4, pp. 154-156, Apr. 1991.
Nayak, et al. “High Performance GeSi Quantum-Well PMOS On SIMOX,”IEDM Tech. Dig., pp. 777-80, 1992.
Nayak, et al., “High-Mobility GeSi PMOS On Simox,”IEEE Electron Device Letters, vol. 14, No. 11, pp. 520-522, Nov. 1993.
Kuo, et al., “Modeling The Effect of Back Gate Bias on The Subthreshold Behavior of A SiGE-Channel SOI PMOS Device,”Solid-State Electronics, vol. 36, No. 12, pp. 1757-1761, Great Britain, Dec. 1993.
Fukami, “Characteristics of SiGe/Si Heterostructures Formed by Ge/sup +/ and C/sup +/ Implantation”, Abstract, in Appl. Phys. Lett. Nov. 1990.
Yan, et al., “Amorphous Si
Banerjee Sanjay
Batra Shubneesh
Chaudhuri Olik
Micro)n Technology, Inc.
Weiss Howard
Wells St. John Roberts Gregory & Matkin
LandOfFree
Bottom-gated thin film transistors comprising germanium in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bottom-gated thin film transistors comprising germanium in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bottom-gated thin film transistors comprising germanium in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2577662