Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1980-07-28
1985-02-19
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 307482, 307594, 307601, 307605, 307578, 365230, H03K 19094, H03K 17284, H03K 1710, H03K 19017
Patent
active
045007993
ABSTRACT:
A bootstrap driver circuit is used asynchronously in a static RAM. A capacitor is coupled between second and third nodes, and a charge pump is coupled to provide charge to the second node. Address bits can be applied to the gates of respective transistors whose drains form a common node coupled to the source of a low impedance transistor whose drain is coupled to a first node. An inverter is coupled to the common node for applying a delayed input signal to the gates of first and second enhancement mode transistors. This provides a discharge path for the third node in response to a low level memory address signal thereby to maintain a differential voltage across the bootstrap capacitor. Also disclosed is an input protection circuit when the bootstrap driver is used as a chip select buffer. A timing circuit receives an input signal and develops a first signal and a delayed signal, both of which are applied to the bootstrap driver. One embodiment particularly useful for overcoming glitches on an input signal uses a charge pump, a latch and release network, an inverting buffer, and a bootstrap isolation transistor. An early discharge transistor and a late discharge transistor provide a discharge path for the isolation transistor. The early discharge transistor is responsively coupled to the digital input signal, and the late discharge transistor is responsively coupled to the output of the inverting buffer.
REFERENCES:
patent: 3395291 (1968-07-01), Bogert
patent: 3875426 (1975-04-01), Baitinger et al.
patent: 3921101 (1975-11-01), McCoy et al.
patent: 3982138 (1976-09-01), Luisi et al.
patent: 4001722 (1977-01-01), Patel
patent: 4025908 (1977-05-01), De Remer et al.
patent: 4071783 (1978-01-01), Knepper
patent: 4093875 (1978-06-01), Knepper
patent: 4122361 (1978-10-01), Clemen et al.
patent: 4176289 (1979-11-01), Leach et al.
patent: 4284905 (1981-08-01), Rosenzweig
patent: 4317051 (1982-02-01), Young, Jr.
patent: 4355377 (1982-10-01), Sud et al.
Patel, "Precharge for Bootstrap Circuit", IBM Tech. Discl. Bull., vol. 20, No. 7, pp. 2748, 12/1977.
Harrow, "Bootstrap Inverter Driver", IBM Tech. Discl. Bull., vol. 19, No. 3, pp. 827-828, 8/1976.
Hardee Kim C.
Sud Rahul
Anagnos Larry N.
Inmos Corporation
Manzo Edward D.
Moore John H.
LandOfFree
Bootstrap driver circuits for an MOS memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bootstrap driver circuits for an MOS memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bootstrap driver circuits for an MOS memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-615021